Asadizanjani; Navid

Patent Applications and Registrations

Patent applications and USPTO patent grants for Asadizanjani; Navid.The latest application filed is for "histogram-based method for auto segmentation of integrated circuit structures from sem images".

Company Profile

6.6.8

Asadizanjani; Navid - Gainesville FL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Histogram-based method for auto segmentation of integrated circuit structures from SEM images Grant 11,270,439 - Asadizanjani , et al. March 8, 2	2022-03-08
Method and apparatus for automatic extraction of standard cells to generate a standard cell candidate library Grant 11,157,675 - Woodard , et al. October 26, 2	2021-10-26
Histogram-based Method For Auto Segmentation Of Integrated Circuit Structures From Sem Images App 20210312630 - ASADIZANJANI; Navid ; et al.	2021-10-07
Hardware trojan scanner Grant 11,030,737 - Tehranipoor , et al. June 8, 2	2021-06-08
Circuit edit and obfuscation for trusted chip fabrication Grant 11,030,348 - Tehranipoor , et al. June 8, 2	2021-06-08
Method And Apparatus For Automatic Extraction Of Standard Cells To Generate A Standard Cell Candidate Library App 20210034805 - Woodard; Damon ; et al.	2021-02-04
Automatic Sharpness Adjustment For Imaging Modalities App 20210019865 - Woodard; Damon ; et al.	2021-01-21
Optical Scrambler Having Pyramids App 20200251602 - Kind Code	2020-08-06
Hardware Trojan Scanner App 20200090325 - Tehranipoor; Mark M. ; et al.	2020-03-19
Layout-driven method to assess vulnerability of ICs to microprobing attacks Grant 10,573,605 - Tehranipoor , et al. Feb	2020-02-25
Circuit Edit And Obfuscation For Trusted Chip Fabrication App 20190311156 - Tehranipoor; Mark M. ; et al.	2019-10-10
Vanishing via for hardware IP protection from reverse engineering Grant 10,283,459 - Bhunia , et al.	2019-05-07
Vanishing Via For Hardware Ip Protection From Reverse Engineering App 20180197828 - Bhunia; Swarup ; et al.	2018-07-12
Layout-driven Method To Assess Vulnerability Of Ics To Microprobing Attacks App 20180166399 - Tehranipoor; Mark M. ; et al.	2018-06-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.