Arp; Andreas

Patent Applications and Registrations

Patent applications and USPTO patent grants for Arp; Andreas.The latest application filed is for "integrated skew control".

Company Profile

16.19.17

Arp; Andreas - Nufringen DE
Arp; Andreas - Boeblingen DE
Arp; Andreas - Schoenaich DE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integrated skew control Grant 11,256,284 - Arp , et al. February 22, 2	2022-02-22
Correcting duty cycle and compensating for active clock edge shift Grant 10,892,744 - Koch , et al. January 12, 2	2021-01-12
Skew control Grant 10,756,714 - Arp , et al. A	2020-08-25
Method and apparatus for clock skew control with low jitter in an integrated circuit Grant 10,651,834 - Arp , et al.	2020-05-12
Integrated Skew Control App 20200142443 - Arp; Andreas ; et al.	2020-05-07
Integrated skew control Grant 10,564,664 - Arp , et al. Feb	2020-02-18
Method And Apparatus For Clock Skew Control With Low Jitter In An Integrated Circuit App 20200044636 - Arp; Andreas ; et al.	2020-02-06
Method and apparatus for clock skew control with low jitter in an integrated circuit Grant 10,469,063 - Arp , et al. No	2019-11-05
Skew Control App 20190280680 - Arp; Andreas ; et al.	2019-09-12
Method And Apparatus For Clock Skew Control With Low Jitter In An Integrated Circuit App 20190222206 - Arp; Andreas ; et al.	2019-07-18
Correcting duty cycle and compensating for active clock edge shift Grant 10,355,683 - Koch , et al. July 16, 2	2019-07-16
Method and apparatus for clock skew control with low jitter in an integrated circuit Grant 10,348,278 - Arp , et al. July 9, 2	2019-07-09
Skew control Grant 10,348,279 - Arp , et al. July 9, 2	2019-07-09
On-chip waveform measurement Grant 10,312,892 - Arp , et al.	2019-06-04
On-chip waveform measurement Grant 10,263,606 - Arp , et al.	2019-04-16
Correcting Duty Cycle And Compensating For Active Clock Edge Shift App 20190097617 - Koch; Michael ; et al.	2019-03-28
Correcting Duty Cycle And Compensating For Active Clock Edge Shift App 20190097618 - Koch; Michael ; et al.	2019-03-28
Integrated Skew Control App 20180329448 - Arp; Andreas ; et al.	2018-11-15
Skew Control App 20180331676 - Arp; Andreas ; et al.	2018-11-15
Method And Apparatus For Clock Skew Control With Low Jitter In An Integrated Circuit App 20180323773 - Arp; Andreas ; et al.	2018-11-08
Method and apparatus for clock skew control with low jitter in an integrated circuit Grant 10,110,205 - Arp , et al. October 23, 2	2018-10-23
On-chip Waveform Measurement App 20180219538 - ARP; ANDREAS ; et al.	2018-08-02
On-chip Waveform Measurement App 20180219539 - ARP; ANDREAS ; et al.	2018-08-02
Method And Apparatus For Clock Skew Control With Low Jitter In An Integrated Circuit App 20180069540 - Arp; Andreas ; et al.	2018-03-08
Reducing dynamic clock skew and/or slew in an electronic circuit Grant 9,754,063 - Arp , et al. September 5, 2	2017-09-05
Reducing Dynamic Clock Skew And/or Slew In An Electronic Circuit App 20160140280 - ARP; Andreas ; et al.	2016-05-19
Duty cycle adjustment with error resiliency Grant 9,306,547 - Arp , et al. April 5, 2	2016-04-05
Duty Cycle Adjustment With Error Resiliency App 20150171834 - Arp; Andreas ; et al.	2015-06-18
Method and apparatus for detecting rising and falling transitions of internal signals of an integrated circuit Grant 8,937,494 - Arp , et al. January 20, 2	2015-01-20
Method and apparatus for detecting rising and falling transitions of internal signals of an integrated circuit Grant 8,912,824 - Arp , et al. December 16, 2	2014-12-16
Automation of interconnect and routing customization Grant 8,566,771 - Arp , et al. October 22, 2	2013-10-22
Computer readable medium, system and associated method for designing integrated circuits with loop insertions Grant 7,996,808 - Arp , et al. August 9, 2	2011-08-09
Method for routing data paths in a semiconductor chip with a plurality of layers Grant 7,526,743 - Arp , et al. April 28, 2	2009-04-28
Computer Readable Medium, System and Associated Method For Designing Integrated Circuits With Loop Insertions App 20090031274 - Arp; Andreas ; et al.	2009-01-29
Method for placement of pipeline latches App 20060136854 - Arp; Andreas ; et al.	2006-06-22
Method For Routing Data Paths In A Semiconductor Chip With A Plurality Of Layers App 20060044932 - Arp; Andreas ; et al.	2006-03-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.