Ariyoshi; Ryuji

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ariyoshi; Ryuji.The latest application filed is for "thermostatic oven type electronic instrument".

Company Profile

0.6.8

Ariyoshi; Ryuji - Shiroi JP
ARIYOSHI; Ryuji - Shiroi-shi JP
Ariyoshi; Ryuji - Chiba JP
Ariyoshi; Ryuji - Mihama-ku JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Thermostatic oven type electronic instrument Grant 11,165,388 - Kamiya , et al. November 2, 2	2021-11-02
Thermostatic Oven Type Electronic Instrument App 20190222173 - KAMIYA; Masaaki ; et al.	2019-07-18
Integrated MOS varicap, and voltage controlled oscillator and filter having same Grant 9,847,433 - Kamiya , et al. December 19, 2	2017-12-19
Integrated MOS Varicap, and Voltage Controlled Oscillator and Filter Having Same App 20170200834 - Kamiya; Masaaki ; et al.	2017-07-13
Voltage Regulator and Voltage-Regulator-Equipped Oscillation Circuit App 20120274305 - Kamiya; Masaaki ; et al.	2012-11-01
Semiconductor integrated circuit having a reduced parasitic capacitance and short start-up time Grant 7,557,428 - Kunitomo , et al. July 7, 2	2009-07-07
Semiconductor integrated circuit having output circuit Grant 7,218,162 - Ariyoshi May 15, 2	2007-05-15
Method of manufacturing crystal oscillator and the crystal oscillator manufactured by the method App 20070075797 - Matsuya; Yuichi ; et al.	2007-04-05
Semiconductor integrated circuit having output circuit App 20060170477 - Ariyoshi; Ryuji	2006-08-03
Semiconductor integrated circuit having a reduced parasitic capacitance and short start-up time App 20060157822 - Kunitomo; Hiroyasu ; et al.	2006-07-20
Semiconductor integrated circuit having anti-fuse, method of fabricating, and method of writing data in the same Grant 6,710,415 - Ariyoshi , et al. March 23, 2	2004-03-23
Semiconductor integrated circuit having anti-fuse, method of fabricating, and method of writing data in the same App 20030214014 - Ariyoshi, Ryuji ; et al.	2003-11-20
Semiconductor integrated circuit having anti-fuse, method of fabricating, and method of writing data in the same Grant 6,608,355 - Ariyoshi , et al. August 19, 2	2003-08-19
Semiconductor integrated circuit having anti-fuse, method of fabricating, and method of writing data in the same App 20020117724 - Ariyoshi, Ryuji ; et al.	2002-08-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.