ARABI; Karim

Patent Applications and Registrations

Patent applications and USPTO patent grants for ARABI; Karim.The latest application filed is for "integration of inductors with advanced-node system-on-chip (soc) using glass wafer with inductors and wafer-to-wafer joining".

Company Profile

6.22.30

ARABI; Karim - San Diego CA
Arabi; Karim - West Vancouver N/A CA
Arabi; Karim - Austin TX
Arabi, Karim - Burnaby CA
Arabi; Karim - Montreal CA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Integration Of Inductors With Advanced-node System-on-chip (soc) Using Glass Wafer With Inductors And Wafer-to-wafer Joining App 20210384292 - ARABI; Karim ; et al.	2021-12-09
AC/DC power adapter with multi-winding feedback converter Grant 11,106,258 - Erturk , et al. August 31, 2	2021-08-31
Ac/dc Power Adapter With Multi-winding Feedback Converter App 20200159300 - Erturk; Mete ; et al.	2020-05-21
AC/DC power adapter with accessible internal memory Grant 10,545,549 - Erturk , et al. Ja	2020-01-28
Hybrid scanning lidar systems Grant 10,534,074 - Slobodyanyuk , et al. Ja	2020-01-14
Implementation Of The Focal Plane 2d Apd Array For Hyperion Lidar System App 20200011975 - SLOBODYANYUK; Volodimir ; et al.	2020-01-09
Implementation of the focal plane 2D APD array for hyperion lidar system Grant 10,408,926 - Slobodyanyuk , et al. Sept	2019-09-10
Binary Neural Network Accelerator Engine Methods And Systems App 20190251425 - Jaffari; Javid ; et al.	2019-08-15
Light detection and ranging (LIDAR) system with dual beam steering Grant 10,061,020 - Slobodyanyuk , et al. August 28, 2	2018-08-28
Hybrid Scanning Lidar Systems App 20180059221 - Slobodyanyuk; Volodimir ; et al.	2018-03-01
Ac/dc Power Adapter With Accessible Internal Memory App 20180046236 - Erturk; Mete ; et al.	2018-02-15
Apparatus and method to adjust power and performance of integrated circuits Grant 9,824,773 - Arabi , et al. November 21, 2	2017-11-21
Wireless Implant Powering Via Subcutaneous Power Relay App 20170271919 - VON NOVAK, III; William Henry ; et al.	2017-09-21
Implementation Of The Focal Plane 2d Apd Array For Hyperion Lidar System App 20170212223 - SLOBODYANYUK; Volodimir ; et al.	2017-07-27
Light Detection And Ranging (lidar) System With Dual Beam Steering App 20170082735 - SLOBODYANYUK; Volodimir ; et al.	2017-03-23
Integration Of Inductors With Advanced-node System-on-chip (soc) Using Glass Wafer With Inductors And Wafer-to-wafer Joining App 20170062398 - ARABI; Karim ; et al.	2017-03-02
Integrated circuit leakage power reduction using enhanced gated-Q scan techniques Grant 9,584,120 - Sethuram , et al. February 28, 2	2017-02-28
Method And Apparatus To Control The Gain Of A Millimeter Wave Phased Array System App 20160233580 - Aparin; Vladimir ; et al.	2016-08-11
METHODS FOR CONSTRUCTING THREE DIMENSIONAL (3D) INTEGRATED CIRCUITS (ICs) (3DICs) AND RELATED SYSTEMS App 20160225741 - Du; Yang ; et al.	2016-08-04
Three-phase GSHE-MTJ non-volatile flip-flop Grant 9,384,812 - Wu , et al. July 5, 2	2016-07-05
Three dimensional (3D) integrated circuits (ICs) (3DICs) and related systems Grant 9,343,369 - Du , et al. May 17, 2	2016-05-17
High density low power GSHE-STT MRAM Grant 9,324,402 - Wu , et al. April 26, 2	2016-04-26
Elimination of undesirable current paths in GSHE-MTJ based circuits Grant 9,300,295 - Zhang , et al. March 29, 2	2016-03-29
Single phase GSHE-MTJ non-volatile flip-flop Grant 9,251,883 - Wu , et al. February 2, 2	2016-02-02
High density low power GSHE-STT MRAM Grant 9,230,627 - Wu , et al. January 5, 2	2016-01-05
METHODS FOR CONSTRUCTING THREE DIMENSIONAL (3D) INTEGRATED CIRCUITS (ICs) (3DICs) AND RELATED SYSTEMS App 20150333056 - Du; Yang ; et al.	2015-11-19
Clock Skew Management Systems, Methods, And Related Components App 20150323959 - Arabi; Karim	2015-11-12
Clock Skew Management Systems, Methods, And Related Components App 20150323958 - Arabi; Karim	2015-11-12
Single-phase Gshe-mtj Non-volatile Flip-flop App 20150213869 - WU; Wenqing ; et al.	2015-07-30
High Density Low Power Gshe-stt Mram App 20150213865 - WU; Wenqing ; et al.	2015-07-30
Multi-level Cell Designs For High Density Low Power Gshe-stt Mram App 20150213867 - WU; Wenqing ; et al.	2015-07-30
High Density Low Power Gshe-stt Mram App 20150213866 - WU; Wenqing ; et al.	2015-07-30
Three-phase Gshe-mtj Non-volatile Flip-flop App 20150213868 - WU; Wenqing ; et al.	2015-07-30
System and method to design and test a yield sensitive circuit Grant 9,081,932 - Liao , et al. July 14, 2	2015-07-14
Spintronic Logic Gates Employing A Giant Spin Hall Effect (gshe) Magnetic Tunnel Junction (mtj) Element(s) For Performing Logic Operations, And Related Systems And Methods App 20150145576 - Wu; Wenqing ; et al.	2015-05-28
Spintronic Logic Gates Employing A Giant Spin Hall Effect (gshe) Magnetic Tunnel Junction (mtj) Element(s) For Performing Logic Operations, And Related Systems And Methods App 20150145575 - Wu; Wenqing ; et al.	2015-05-28
Method and apparatus for enhanced static IR drop analysis Grant 8,881,080 - Sajid , et al. November 4, 2	2014-11-04
System And Method To Design And Test A Yield Sensitive Circuit App 20140223389 - Liao; Hongmei ; et al.	2014-08-07
Method And Apparatus For Enhanced Static Ir Drop Analysis App 20140181771 - Sajid; Khusro ; et al.	2014-06-26
Integrated Circuit Leakage Power Reduction Using Enhanced Gated-q Scan Techniques App 20130241593 - Sethuram; Rajamani ; et al.	2013-09-19
Integrated circuit leakage power reduction using enhanced gated-Q scan techniques Grant 8,456,193 - Sethuram , et al. June 4, 2	2013-06-04
Systems and methods utilizing redundancy in semiconductor chip interconnects Grant 8,384,417 - Laisne , et al. February 26, 2	2013-02-26
Testing Stacked Die App 20130043897 - Sethuram; Rajamani ; et al.	2013-02-21
Integrated Circuit Leakage Power Reduction using Enhanced Gated-Q Scan Techniques App 20120068734 - Sethuram; Rajamani ; et al.	2012-03-22
Systems and Methods Utilizing Redundancy in Semiconductor Chip Interconnects App 20100060310 - Laisne; Michael ; et al.	2010-03-11
Apparatus and method for automated testing of integrated analog to digital converters Grant 6,557,131 - Arabi April 29, 2	2003-04-29
Simultaneous built-in self-testing of multiple identical blocks of integrated circuitry App 20020194565 - Arabi, Karim	2002-12-19
Oscillation-based test method for testing an at least partially analog circuit Grant 6,005,407 - Arabi , et al. December 21, 1	1999-12-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.