loadpatents
name:-0.0015530586242676
name:-0.014925003051758
name:-0.00052595138549805
Aprolase Development Co., LLC Patent Filings

Aprolase Development Co., LLC

Patent Applications and Registrations

Patent applications and USPTO patent grants for Aprolase Development Co., LLC.The latest application filed is for "video event capture, storage and processing method and apparatus".

Company Profile
0.15.0
  • Aprolase Development Co., LLC - Wilmington DE
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Video event capture, storage and processing method and apparatus
Grant 8,934,627 - Carlson January 13, 2
2015-01-13
Stackable layer containing ball grid array package
Grant 8,835,218 - Gann , et al. September 16, 2
2014-09-16
Chip scale vacuum pump
Grant 8,485,793 - Sapir July 16, 2
2013-07-16
Method for precision integrated circuit die singulation using differential etch rates
Grant RE43,877 - Ludwig , et al. December 25, 2
2012-12-25
Stacked ball grid array package module utilizing one or more interposer layers
Grant 8,299,594 - Michaels , et al. October 30, 2
2012-10-30
Three-dimensional ladar module with alignment reference insert circuitry
Grant RE43,722 - Kennedy , et al. October 9, 2
2012-10-09
Stackable layer containing ball grid array package
Grant RE43,536 - Eide July 24, 2
2012-07-24
Three-dimensional LADAR module with alignment reference insert circuitry comprising high density interconnect structure
Grant 8,198,576 - Kennedy , et al. June 12, 2
2012-06-12
Anti-tamper module
Grant 8,074,082 - Ozguz , et al. December 6, 2
2011-12-06
Forced vibration piezo generator and piezo actuator
Grant 8,040,022 - Sapir October 18, 2
2011-10-18
Vertically stacked pre-packaged integrated circuit chips
Grant 8,012,803 - Gann , et al. September 6, 2
2011-09-06
Ball grid array stack
Grant 7,990,727 - Mantz August 2, 2
2011-08-02
Stackable layer containing ball grid array package
Grant 7,982,300 - Gann , et al. July 19, 2
2011-07-19
Tier structure with tier frame having a feedthrough structure
Grant 7,919,844 - Ozguz , et al. April 5, 2
2011-04-05
Field programmable gate array utilizing dedicated memory stacks in a vertical layer format
Grant 7,902,879 - Ozguz , et al. March 8, 2
2011-03-08

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed