loadpatents
Patent applications and USPTO patent grants for Appaswamy; Aravind Chennimalai.The latest application filed is for "integrated guard structure for controlling conductivity modulation in diodes".
Patent | Date |
---|---|
Compact Area Electrostatic Discharge Protection Circuit App 20220223580 - DiSarro; James Paul ;   et al. | 2022-07-14 |
Lateral High Voltage Scr With Integrated Negative Strike Diode App 20220223584 - Appaswamy; Aravind Chennimalai | 2022-07-14 |
Integrated Guard Structure For Controlling Conductivity Modulation In Diodes App 20220223683 - Appaswamy; Aravind Chennimalai | 2022-07-14 |
ESD protection circuit with passive trigger voltage controlled shut-off Grant 10,749,336 - Mysore Rajagopal , et al. A | 2020-08-18 |
IGBT coupled to a reverse bias device in series Grant 10,249,610 - Appaswamy , et al. | 2019-04-02 |
Esd Protection Circuit With Passive Trigger Voltage Controlled Shut-off App 20180152019 - Mysore Rajagopal; Krishna Praveen ;   et al. | 2018-05-31 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.