loadpatents
name:-0.018967151641846
name:-0.027868986129761
name:-0.0094020366668701
Aouini; Sadok Patent Filings

Aouini; Sadok

Patent Applications and Registrations

Patent applications and USPTO patent grants for Aouini; Sadok.The latest application filed is for "apparatus and methods for fractional synchronization using direct digital frequency synthesis".

Company Profile
30.38.22
  • Aouini; Sadok - Gatineau CA
  • Aouini; Sadok - Ottawa CA
  • Aouini; Sadok - Quebec CA
  • Aouini; Sadok - Montreal N/A CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Apparatus and Methods for Fractional Synchronization Using Direct Digital Frequency Synthesis
App 20220254394 - Shalmani; Soheyl Ziabakhsh ;   et al.
2022-08-11
Apparatus And Methods For Low Power Frequency Clock Generation And Distribution
App 20220171425 - Parvizi; Mahdi ;   et al.
2022-06-02
High-order phase tracking loop with segmented proportional and integral controls
Grant 11,349,486 - Aouini , et al. May 31, 2
2022-05-31
High-order phase tracking loop with segmented proportional and integral controls
App 20220149847 - Aouini; Sadok ;   et al.
2022-05-12
Resonant device improvement in PICs using spare devices to reduce power requirements
App 20220075114 - Frankel; Michael Y. ;   et al.
2022-03-10
Apparatus and methods for high frequency clock generation
Grant 11,245,401 - Parvizi , et al. February 8, 2
2022-02-08
Phase skipping technique for high-speed, high-phase number delay locked loop
Grant 11,233,519 - Lam , et al. January 25, 2
2022-01-25
Apparatus and methods for digital fractional phase locked loop with a current mode low pass filter
Grant 11,218,155 - Wen , et al. January 4, 2
2022-01-04
High Bandwidth Under-sampled Successive Approximation Register Analog To Digital Converter With Nonlinearity Minimization
App 20210391867 - Weng; Junxian ;   et al.
2021-12-16
Highly linear phase rotators with continuous rotation
Grant 11,201,723 - Lam , et al. December 14, 2
2021-12-14
High resolution analog to digital converter with factoring and background clock calibration
Grant 11,196,438 - Shalmani , et al. December 7, 2
2021-12-07
High Resolution Analog To Digital Converter With Factoring And Background Clock Calibration
App 20210359696 - Shalmani; Soheyl Ziabakhsh ;   et al.
2021-11-18
Digitally enhanced digital-to-analog converter resolution
Grant 11,171,664 - Honarparvar , et al. November 9, 2
2021-11-09
Apparatus And Methods For High Frequency Clock Generation
App 20210313992 - Parvizi; Mahdi ;   et al.
2021-10-07
Apparatus And Methods For Digital Fractional Phase Locked Loop With A Current Mode Low Pass Filter
App 20210273644 - Wen; Tingjun ;   et al.
2021-09-02
Apparatus and methods for digital phase locked loop with analog proportional control function
Grant 11,012,081 - Parvizi , et al. May 18, 2
2021-05-18
Estimating clock phase error based on channel conditions
Grant 10,985,900 - Abdo , et al. April 20, 2
2021-04-20
Apparatus and Methods for Digital Phase Locked Loop with Analog Proportional Control Function
App 20210111729 - Parvizi; Mahdi ;   et al.
2021-04-15
Successive approximation register analog to digital converter based phase-locked loop with programmable range
Grant 10,979,059 - Shalmani , et al. April 13, 2
2021-04-13
High bandwidth under-sampled successive approximation register analog to digital converter with nonlinearity minimization
Grant 10,965,300 - Weng , et al. March 30, 2
2021-03-30
High resolution successive approximation register analog to digital converter with factoring and background clock calibration
Grant 10,931,292 - Shalmani , et al. February 23, 2
2021-02-23
Apparatus and methods for high frequency clock generation
Grant 10,903,841 - Parvizi , et al. January 26, 2
2021-01-26
Built-in jitter loading and state of polarization generation to characterize optical transceivers
App 20200412520 - Abdo; Ahmad ;   et al.
2020-12-31
Clock recovery circuits, systems and implementation for increased optical channel density
Grant 10,855,380 - Aouini , et al. December 1, 2
2020-12-01
Apparatus and methods for digital fractional phase locked loop with a current mode low pass filter
Grant 10,848,164 - Wen , et al. November 24, 2
2020-11-24
Noise-shaping enhanced gated ring oscillator based analog-to-digital converters
Grant 10,826,514 - Honarparvar , et al. November 3, 2
2020-11-03
Built-in jitter loading and state of polarization generation to characterize optical transceivers
App 20200344038 - Aouini; Sadok ;   et al.
2020-10-29
Built-in jitter loading and state of polarization generation to characterize optical transceivers
Grant 10,805,064 - Aouini , et al. October 13, 2
2020-10-13
High-order phase tracking loop with segmented proportional and integral controls
App 20200274537 - Aouini; Sadok ;   et al.
2020-08-27
High-order phase tracking loop with segmented proportional and integral controls
Grant 10,749,536 - Aouini , et al. A
2020-08-18
Coarse-fine gain-tracking loop and method of operating
Grant 10,715,169 - Aouini , et al.
2020-07-14
Apparatus and methods for digital phase locked loop with analog proportional control function
Grant 10,715,155 - Parvizi , et al.
2020-07-14
Techniques and circuits for time-interleaved injection locked voltage controlled oscillators with jitter accumulation reset
Grant 10,680,585 - Aouini , et al.
2020-06-09
Fractional frequency synthesis by sigma-delta modulating frequency of a reference clock
App 20200177194 - Aouini; Sadok ;   et al.
2020-06-04
Quarter-rate charge-steering decision feedback equalizer (DFE)
Grant 10,554,453 - Parvizi , et al. Fe
2020-02-04
Quarter-rate charge-steering decision feedback equalizer (DFE) taps
Grant 10,536,303 - Pike , et al. Ja
2020-01-14
High-order phase tracking loop with segmented proportional and integral controls
Grant 10,516,403 - Aouini , et al. Dec
2019-12-24
Techniques and circuits for time-interleaved injection locked Voltage Controlled Oscillators with jitter accumulation reset
App 20190312573 - Aouini; Sadok ;   et al.
2019-10-10
Extremely-fine resolution sub-ranging current mode Digital-Analog-Converter using Sigma-Delta modulators
Grant 10,425,099 - Aouini , et al. Sept
2019-09-24
Clock recovery circuits, systems and implementation for increased optical channel density
App 20190190617 - Aouini; Sadok ;   et al.
2019-06-20
Fine resolution high speed linear delay element
Grant 10,320,374 - Parvizi , et al.
2019-06-11
Techniques and circuits for on-chip jitter and phase noise measurement in a digital test environment
Grant 10,281,523 - Aouini , et al.
2019-05-07
Clock recovery circuits, systems and implementation for increased optical channel density
Grant 10,243,671 - Aouini , et al.
2019-03-26
Techniques And Circuits For On-chip Jitter And Phase Noise Measurement In A Digital Test Environment
App 20190086471 - AOUINI; Sadok ;   et al.
2019-03-21
Optical clock recovery using feedback phase rotator with non-linear compensation
Grant 10,187,197 - Aouini , et al. Ja
2019-01-22
Optical Clock Recovery Using Feedback Phase Rotator With Non-linear Compensation
App 20180331818 - Aouini; Sadok ;   et al.
2018-11-15
Fine Resolution High Speed Linear Delay Element
App 20180302070 - Parvizi; Mahdi ;   et al.
2018-10-18
Optical clock recovery using feedback phase rotator with non-linear compensation
Grant 10,063,367 - Aouini , et al. August 28, 2
2018-08-28
High order hybrid phase locked loop with digital scheme for jitter suppression
Grant 9,787,466 - Aouini , et al. October 10, 2
2017-10-10
High Order Hybrid Phase Locked Loop With Digital Scheme For Jitter Suppression
App 20170264425 - Aouini; Sadok ;   et al.
2017-09-14
Phase/frequency synthesis using periodic sigma-delta modulated bit-stream techniques
Grant 8,855,215 - Roberts , et al. October 7, 2
2014-10-07
Generation of an analog Gaussian noise signal having predetermined characteristics
Grant 8,849,882 - Aouini , et al. September 30, 2
2014-09-30
Phase / Frequency Synthesis Using Periodic Sigma-delta Modulated Bit-stream Techniques
App 20120288044 - Roberts; Gordon ;   et al.
2012-11-15
Generation of an Analog Gaussian Noise Signal Having Predetermined Characteristics
App 20090121749 - ROBERTS; Gordon W. ;   et al.
2009-05-14

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed