loadpatents
Patent applications and USPTO patent grants for Anzai; Norio.The latest application filed is for "method of manufacturing a semiconductor integrated circuit device".
Patent | Date |
---|---|
Method of manufacturing a semiconductor integrated circuit device Grant 4,662,057 - Yasuoka , et al. May 5, 1 | 1987-05-05 |
Method of forming bifets by forming isolation regions connected by diffusion in semiconductor substrate and epitaxial layer Grant 4,529,456 - Anzai , et al. July 16, 1 | 1985-07-16 |
IIL With in and outdiffused emitter pocket Grant 4,258,379 - Watanabe , et al. March 24, 1 | 1981-03-24 |
Method of producing MIS structure Grant 3,972,756 - Nagase , et al. August 3, 1 | 1976-08-03 |
Method of producing multi-layer structure Grant 3,906,620 - Anzai , et al. September 23, 1 | 1975-09-23 |
An Insulated Gate Type Field Effect Semiconductor Device Having A Breakdown Preventing Element Grant 3,754,171 - Anzai , et al. August 21, 1 | 1973-08-21 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.