Andreev; Alexandre

Patent Applications and Registrations

Patent applications and USPTO patent grants for Andreev; Alexandre.The latest application filed is for "method and apparatus for generating memory models and timing database".

Company Profile

0.18.18

Andreev; Alexandre - San Jose CA US

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method and apparatus for generating memory models and timing database Grant 8,566,769 - Andreev , et al. October 22, 2	2013-10-22
Universal Galois field multiplier Grant 8,312,072 - Gashkov , et al. November 13, 2	2012-11-13
Method and Apparatus for Generating Memory Models and Timing Database App 20120278775 - Andreev; Alexandre ; et al.	2012-11-01
Method and apparatus for generating memory models and timing database Grant 8,245,168 - Andreev , et al. August 14, 2	2012-08-14
Reed-solomon decoder with a variable number of correctable errors Grant 8,209,589 - Andreev , et al. June 26, 2	2012-06-26
Variable redundancy reed-solomon encoder Grant 8,176,397 - Panteleev , et al. May 8, 2	2012-05-08
Data controlling in the MBIST chain architecture Grant 8,156,391 - Andreev , et al. April 10, 2	2012-04-10
Transport subsystem for an MBIST chain architecture Grant 8,046,643 - Andreev , et al. October 25, 2	2011-10-25
Method and apparatus for mapping design memories to integrated circuit layout Grant 8,037,432 - Andreev , et al. October 11, 2	2011-10-11
Address controlling in the MBIST chain architecture Grant 7,949,909 - Andreev , et al. May 24, 2	2011-05-24
Reed-solomon Decoder With A Variable Number Of Correctable Errors App 20100070832 - Andreev; Alexandre ; et al.	2010-03-18
Variable Redundancy Reed-solomon Encoder App 20100070831 - Gasanov; Elyar ; et al.	2010-03-18
Universal Galois Field Multiplier App 20100070548 - Gashkov; Sergei B. ; et al.	2010-03-18
Method and Apparatus for Generating Memory Models and Timing Database App 20100023904 - Andreev; Alexandre ; et al.	2010-01-28
Transport Subsystem For An Mbist Chain Architecture App 20090307543 - Andreev; Alexandre ; et al.	2009-12-10
Data Controlling In The Mbist Chain Architecture App 20090300440 - Andreev; Alexandre ; et al.	2009-12-03
Address Controlling In The Mbist Chain Architecture App 20090300441 - Andreev; Alexandre ; et al.	2009-12-03
Built In Test Controller With A Downloadable Testing Program App 20090282303 - Andreev; Alexandre ; et al.	2009-11-12
Method and apparatus for generating memory models and timing database Grant 7,584,442 - Andreev , et al. September 1, 2	2009-09-01
Method And Apparatus For Mapping Design Memories To Integrated Circuit Layout App 20080295044 - Andreev; Alexandre ; et al.	2008-11-27
Method and apparatus for mapping design memories to integrated circuit layout Grant 7,424,687 - Andreev , et al. September 9, 2	2008-09-09
Method and apparatus for tiling memories in integrated circuit layout Grant 7,389,484 - Andreev , et al. June 17, 2	2008-06-17
Master controller architecture Grant 7,308,633 - Andreev , et al. December 11, 2	2007-12-11
Method and apparatus for generating memory models and timing database App 20070136704 - Andreev; Alexandre ; et al.	2007-06-14
Method and apparatus for mapping design memories to integrated circuit layout App 20070113212 - Andreev; Alexandre ; et al.	2007-05-17
Method and apparatus for tiling memories in integrated circuit layout App 20070108961 - Andreev; Alexandre ; et al.	2007-05-17
Memory tiling architecture Grant 7,207,026 - Andreev , et al. April 17, 2	2007-04-17
RRAM memory timing learning tool Grant 7,200,826 - Andreev , et al. April 3, 2	2007-04-03
Memory generation and placement Grant 7,155,688 - Andreev , et al. December 26, 2	2006-12-26
Method and system for classifying an integrated circuit for optical proximity correction Grant 7,093,228 - Andreev , et al. August 15, 2	2006-08-15
Master controller architecture App 20060129874 - Andreev; Alexandre ; et al.	2006-06-15
RRAM memory timing learning tool App 20060117284 - Andreev; Alexandre ; et al.	2006-06-01
Memory tiling architecture App 20060104145 - Andreev; Alexandre ; et al.	2006-05-18
Memory generation and placement App 20060107247 - Andreev; Alexandre ; et al.	2006-05-18
Method and system for classifying an integrated circut for optical proximity correction App 20040123265 - Andreev, Alexandre ; et al.	2004-06-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.