loadpatents
name:-0.034245014190674
name:-0.030968904495239
name:-0.0099539756774902
Anders; Mark A. Patent Filings

Anders; Mark A.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Anders; Mark A..The latest application filed is for "high bandwidth core to network-on-chip interface".

Company Profile
9.44.58
  • Anders; Mark A. - Hillsboro OR
  • Anders; Mark A - Hillsboro OR US
  • Anders; Mark A. - Champaign IL
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
High Bandwidth Core To Network-on-chip Interface
App 20220214988 - Kaul; Himanshu ;   et al.
2022-07-07
Floating Point Multiply-accumulate Unit For Deep Learning
App 20220188075 - Raha; Arnab ;   et al.
2022-06-16
Instructions and logic to perform floating point and integer operations for machine learning
Grant 11,360,767 - Kaul , et al. June 14, 2
2022-06-14
High bandwidth core to network-on-chip interface
Grant 11,321,263 - Kaul , et al. May 3, 2
2022-05-03
Instructions And Logic To Perform Floating Point And Integer Operations For Machine Learning
App 20220019431 - Kaul; Himanshu ;   et al.
2022-01-20
Area And Energy Efficient Multi-precision Multiply-accumulate Unit-based Processor
App 20210397414 - Raha; Arnab ;   et al.
2021-12-23
Instructions and logic to perform floating-point and integer operations for machine learning
Grant 11,169,799 - Kaul , et al. November 9, 2
2021-11-09
Instructions and logic to perform floating point and integer operations for machine learning
Grant 11,080,046 - Kaul , et al. August 3, 2
2021-08-03
Instructions And Logic To Perform Floating Point And Integer Operations For Machine Learning
App 20210182058 - Kaul; Himanshu ;   et al.
2021-06-17
Instructions And Logic To Perform Floating Point And Integer Operations For Machine Learning
App 20210124579 - Kaul; Himanshu ;   et al.
2021-04-29
Reconfigurable interconnect structure in integrated circuits
Grant 10,944,402 - Kim , et al. March 9, 2
2021-03-09
Variable Format, Variable Sparsity Matrix Multiplication Instruction
App 20200334038 - ANDERS; Mark A. ;   et al.
2020-10-22
Variable format, variable sparsity matrix multiplication instruction
Grant 10,599,429 - Anders , et al.
2020-03-24
Instructions And Logic To Perform Floating-point And Integer Operations For Machine Learning
App 20190369988 - KAUL; HIMANSHU ;   et al.
2019-12-05
Instructions and logic to perform floating-point and integer operations for machine learning
Grant 10,474,458 - Kaul , et al. Nov
2019-11-12
Motion estimation for video processing
Grant 10,440,377 - Kaul , et al. O
2019-10-08
Instructions and logic to perform floating-point and integer operations for machine learning
Grant 10,353,706 - Kaul , et al. July 16, 2
2019-07-16
Systems, apparatuses, and methods for K nearest neighbor search
Grant 10,303,735 - Kaul , et al.
2019-05-28
Variable Format, Variable Sparsity Matrix Multiplication Instruction
App 20190042250 - Anders; Mark A. ;   et al.
2019-02-07
Instructions And Logic To Perform Floating-point And Integer Operations For Machine Learning
App 20180315399 - Kaul; Himanshu ;   et al.
2018-11-01
Instructions And Logic To Perform Floating-point And Integer Operations For Machine Learning
App 20180315398 - Kaul; Himanshu ;   et al.
2018-11-01
Simon-based Hashing For Fuse Validation
App 20180167199 - Kaul; Himanshu ;   et al.
2018-06-14
Pipelined hybrid packet/circuit-switched network-on-chip
Grant 9,992,042 - Anders , et al. June 5, 2
2018-06-05
Combined guaranteed throughput and best effort network-on-chip
Grant 9,979,668 - Chen , et al. May 22, 2
2018-05-22
Adaptively switched network-on-chip
Grant 9,961,019 - Chen , et al. May 1, 2
2018-05-01
Pointer chasing across distributed memory
Grant 9,940,236 - Anders , et al. April 10, 2
2018-04-10
System for multicast and reduction communications on a network-on-chip
Grant 9,923,730 - Chen , et al. March 20, 2
2018-03-20
Parallel direction decode circuits for network-on-chip
Grant 9,866,476 - Anders , et al. January 9, 2
2018-01-09
Link delay based routing apparatus for a network-on-chip
Grant 9,787,571 - De , et al. October 10, 2
2017-10-10
Edge-aware synchronization of a data signal
Grant 9,680,459 - Chen , et al. June 13, 2
2017-06-13
Spatially divided circuit-switched channels for a network-on-chip
Grant 9,680,765 - Kaul , et al. June 13, 2
2017-06-13
Systems, Apparatuses, and Methods for K Nearest Neighbor Search
App 20170139948 - KAUL; Himanshu ;   et al.
2017-05-18
Method, apparatus and system for a source-synchronous circuit-switched network on a chip (NOC)
Grant 9,652,425 - Chen , et al. May 16, 2
2017-05-16
Architecture and method for hybrid circuit-switched and packet-switched router
Grant 9,634,866 - Anders , et al. April 25, 2
2017-04-25
Systems, apparatuses, and methods for K nearest neighbor search
Grant 9,626,334 - Kaul , et al. April 18, 2
2017-04-18
Scalable crossbar apparatus and method for arranging crossbar circuits
Grant 9,577,634 - Chen , et al. February 21, 2
2017-02-21
Scalable Crossbar Apparatus And Method For Arranging Crossbar Circuits
App 20160380629 - Chen; Gregory K. ;   et al.
2016-12-29
Instruction and logic for a simon block cipher
Grant 9,473,296 - Mathew , et al. October 18, 2
2016-10-18
Systems, Apparatuses, and Methods for K Nearest Neighbor Search
App 20160188533 - KAUL; Himanshu ;   et al.
2016-06-30
Link Delay Based Routing Apparatus For A Network-on-chip
App 20160182354 - De; Vivek K. ;   et al.
2016-06-23
High Bandwidth Core To Network-on-chip Interface
App 20160179728 - Kaul; Himanshu ;   et al.
2016-06-23
Pointer Chasing Across Distributed Memory
App 20160179670 - Anders; Mark A. ;   et al.
2016-06-23
Parallel Direction Decode Circuits For Network-on-chip
App 20160182367 - Anders; Mark A. ;   et al.
2016-06-23
Pipelined Hybrid Packet/circuit-switched Network-on-chip
App 20160182256 - Anders; Mark A. ;   et al.
2016-06-23
Combined Guaranteed Throughput And Best Effort Network-on-chip
App 20160182393 - Chen; Gregory K. ;   et al.
2016-06-23
Adaptively Switched Network-on-chip
App 20160182405 - Chen; Gregory K. ;   et al.
2016-06-23
System For Multicast And Reduction Communications On A Network-on-chip
App 20160182245 - Chen; Gregory K. ;   et al.
2016-06-23
Spatially Divided Circuit-switched Channels For A Network-on-chip
App 20160182396 - Kaul; Himanshu ;   et al.
2016-06-23
Edge-aware Synchronization Of A Data Signal
App 20160173074 - Chen; Gregory K. ;   et al.
2016-06-16
Instruction and Logic for a Simon Block Cipher
App 20150280909 - Mathew; Sanu K. ;   et al.
2015-10-01
Method, Apparatus And System For A Source-synchronous Circuit-switched Network On A Chip (noc)
App 20150220470 - Chen; Gregory K. ;   et al.
2015-08-06
Architecture And Method For Hybrid Circuit-switched And Packet-switched Router
App 20150071282 - Anders; Mark A. ;   et al.
2015-03-12
Variable Precision Floating Point Multiply-add Circuit
App 20140188968 - KAUL; Himanshu ;   et al.
2014-07-03
Motion Estimation for Video Processing
App 20140105303 - Kaul; Himanshu ;   et al.
2014-04-17
Distributed ring control circuits for Viterbi traceback
Grant 7,840,885 - Anders , et al. November 23, 2
2010-11-23
Data converter and a delay threshold comparator
Grant 7,603,398 - Maheshwari , et al. October 13, 2
2009-10-13
Reconfigurable SIMD vector processing system
Grant 7,519,646 - Kaul , et al. April 14, 2
2009-04-14
Sparse tree adder circuit
Grant 7,509,368 - Anders , et al. March 24, 2
2009-03-24
Apparatus and method for an address generation circuit
Grant 7,380,099 - Mathew , et al. May 27, 2
2008-05-27
Reconfigurable SIMD vector processing system
App 20080104164 - Kaul; Himanshu ;   et al.
2008-05-01
Voltage-level converter
Grant 7,352,209 - Hsu , et al. April 1, 2
2008-04-01
Low loss interconnect structure for use in microelectronic circuits
Grant 7,352,059 - O'Mahony , et al. April 1, 2
2008-04-01
Distributed Ring Control Circuits For Viterbi Traceback
App 20080072128 - Anders; Mark A. ;   et al.
2008-03-20
Adder circuit with sense-amplifier multiplexer front-end
Grant 7,325,024 - Mathew , et al. January 29, 2
2008-01-29
Viterbi traceback
App 20070230606 - Anders; Mark A. ;   et al.
2007-10-04
Distributed ring control circuits for Viterbi traceback
Grant 7,275,204 - Anders , et al. September 25, 2
2007-09-25
Transition-encoder sense amplifier
Grant 7,272,029 - Hsu , et al. September 18, 2
2007-09-18
Single ended current-sensed bus with novel static power free receiver circuit
Grant 7,196,548 - Anders , et al. March 27, 2
2007-03-27
Low-swing bus driver and receiver
Grant 7,196,546 - Anders , et al. March 27, 2
2007-03-27
Encoder and decoder circuits for dynamic bus
Grant 7,154,300 - Anders , et al. December 26, 2
2006-12-26
Sparse tree adder circuit
App 20060253523 - Anders; Mark A. ;   et al.
2006-11-09
Data converter and a delay threshold comparator
App 20060221724 - Maheshwari; Atul ;   et al.
2006-10-05
Voltage-level converter
App 20060186924 - Hsu; Steven K. ;   et al.
2006-08-24
Transition-encoder sense amplifier
App 20060140034 - Hsu; Steven K. ;   et al.
2006-06-29
Distributed ring control circuits for viterbi traceback
App 20060085730 - Anders; Mark A. ;   et al.
2006-04-20
Apparatus and method for an address generation circuit
App 20060069901 - Mathew; Sanu K. ;   et al.
2006-03-30
Single ended current-sensed bus with novel static power free receiver circuit
App 20060044017 - Anders; Mark A. ;   et al.
2006-03-02
Low loss interconnect structure for use in microelectronic circuits
App 20050227507 - O'Mahony, Frank ;   et al.
2005-10-13
Encoder and decoder circuits for dynamic bus
App 20050146357 - Anders, Mark A. ;   et al.
2005-07-07
Low-swing bus driver and receiver
App 20050148102 - Anders, Mark A. ;   et al.
2005-07-07
Low loss interconnect structure for use in microelectronic circuits
Grant 6,909,127 - O'Mahony , et al. June 21, 2
2005-06-21
Adder circuit with sense-amplifier multiplexer front-end
App 20050125481 - Mathew, Sanu K. ;   et al.
2005-06-09
Clock receiver circuit for on-die salphasic clocking
Grant 6,828,841 - Anders , et al. December 7, 2
2004-12-07
Low power adder
App 20040220993 - Mathew, Sanu K. ;   et al.
2004-11-04
Low power adder circuit utilizing both static and dynamic logic
App 20040220994 - Mathew, Sanu K. ;   et al.
2004-11-04
Clock receiver circuit for on-die salphasic clocking
App 20040036520 - Anders, Mark A. ;   et al.
2004-02-26
Full-swing source-follower leakage tolerant dynamic logic
Grant 6,628,143 - Hsu , et al. September 30, 2
2003-09-30
Clock receiver circuit for on-die salphasic clocking
Grant 6,614,279 - Anders , et al. September 2, 2
2003-09-02
Full-swing source-follower leakage tolerant dynamic logic
App 20030058000 - Hsu, Steven K. ;   et al.
2003-03-27
Clock receiver circuit for on-die salphasic clocking
App 20030042963 - Anders, Mark A. ;   et al.
2003-03-06
Voltage-level converter
App 20030001628 - Hsu, Steven K. ;   et al.
2003-01-02
Hierarchical Clock Grid For On-die Salphasic Clocking
App 20030001652 - O'Mahony, Frank ;   et al.
2003-01-02
Low loss interconnect structure for use in microelectronic circuits
App 20030001172 - O'Mahony, Frank ;   et al.
2003-01-02
Single ended domino compatible dual function generator circuits
Grant 6,225,826 - Krishnamurthy , et al. May 1, 2
2001-05-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed