loadpatents
name:-0.006756067276001
name:-0.0070688724517822
name:-0.00062108039855957
Ananthanarayanan; Priya Patent Filings

Ananthanarayanan; Priya

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ananthanarayanan; Priya.The latest application filed is for "oversampling-based scheme for synchronous interface communication".

Company Profile
0.8.9
  • Ananthanarayanan; Priya - Cupertino CA
  • Ananthanarayanan, Priya - Sunnyvale CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Oversampling-based scheme for synchronous interface communication
Grant 8,307,236 - Subramanian , et al. November 6, 2
2012-11-06
Mechanism for measuring read current variability of SRAM cells
Grant 8,027,213 - Jain , et al. September 27, 2
2011-09-27
Apparatus and method for testing level shifter voltage thresholds on an integrated circuit
Grant 7,977,998 - Jain , et al. July 12, 2
2011-07-12
Oversampling-Based Scheme for Synchronous Interface Communication
App 20110040998 - Subramanian; Sridhar P. ;   et al.
2011-02-17
Mechanism For Measuring Read Current Variability Of Sram Cells
App 20100322026 - Jain; Ashish R. ;   et al.
2010-12-23
Apparatus And Method For Testing Level Shifter Voltage Thresholds On An Integrated Circuit
App 20100308887 - Jain; Ashish R. ;   et al.
2010-12-09
Oversampling-based scheme for synchronous interface communication
Grant 7,836,324 - Subramanian , et al. November 16, 2
2010-11-16
Oversampling-Based Scheme for Synchronous Interface Communication
App 20080195884 - Subramanian; Sridhar P. ;   et al.
2008-08-14
Method and apparatus to linearize output buffer and on-chip termination
Grant 7,256,617 - Ananthanarayanan , et al. August 14, 2
2007-08-14
Self-correcting I/O interface driver scheme for memory interface
Grant 6,859,068 - Trivedi , et al. February 22, 2
2005-02-22
Self-correcting I/o Interface Driver Scheme For Memory Interface
App 20050030064 - Trivedi, Pradeep ;   et al.
2005-02-10
Pattern based dynamic drive current balancing for data transmission
Grant 6,831,487 - Suryanarayana , et al. December 14, 2
2004-12-14
DLL static phase error measurement technique
Grant 6,829,548 - Ananthanarayanan , et al. December 7, 2
2004-12-07
DLL Static phase error measurement technique
App 20040199345 - Ananthanarayanan, Priya ;   et al.
2004-10-07
Pattern based dynamic drive current balancing for data transmission
App 20040183573 - Suryanarayana, Samudyatha ;   et al.
2004-09-23
Method and apparatus to linearize output buffer and on-chip termination
App 20040178823 - Ananthanarayanan, Priya ;   et al.
2004-09-16
Current steering logic circuits
App 20020145451 - Ananthanarayanan, Priya ;   et al.
2002-10-10

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed