loadpatents
Patent applications and USPTO patent grants for Amit; Erez.The latest application filed is for "cluster of processing elements having split mode and lock mode".
Patent | Date |
---|---|
Cluster of processing elements having split mode and lock mode Grant 11,269,799 - O'Bleness , et al. March 8, 2 | 2022-03-08 |
Cluster Of Processing Elements Having Split Mode And Lock Mode App 20200348985 - O'BLENESS; R Frank ;   et al. | 2020-11-05 |
Interconnected ring network in a multi-processor system Grant 10,230,542 - Joshua , et al. | 2019-03-12 |
Interconnected Ring Network In A Multi-processor System App 20170180156 - Joshua; Eitan ;   et al. | 2017-06-22 |
Interconnected ring network in a multi-processor system Grant 9,521,011 - Joshua , et al. December 13, 2 | 2016-12-13 |
Interconnected ring network in a multi-processor system Grant 9,454,480 - Joshua , et al. September 27, 2 | 2016-09-27 |
Versatile optical network interface methods and systems Grant 9,338,530 - Izenberg , et al. May 10, 2 | 2016-05-10 |
Method and apparatus for enhanced error correction Grant 8,924,810 - Izenberg , et al. December 30, 2 | 2014-12-30 |
Method and apparatus for enhanced error correction Grant 08924810 - | 2014-12-30 |
Interconnected Ring Network In A Multi-processor System App 20140201443 - Joshua; Eitan ;   et al. | 2014-07-17 |
Interconnected Ring Network In A Multi-processor System App 20140201472 - Joshua; Eitan ;   et al. | 2014-07-17 |
Interconnected Ring Network In A Multi-processor System App 20140201326 - Joshua; Eitan ;   et al. | 2014-07-17 |
Interconnected Ring Network In A Multi-processor System App 20140201444 - Joshua; Eitan ;   et al. | 2014-07-17 |
Interconnected Ring Network In A Multi-processor System App 20140201445 - Joshua; Eitan ;   et al. | 2014-07-17 |
Versatile Optical Network Interface Methods And Systems App 20140133854 - IZENBERG; Erez ;   et al. | 2014-05-15 |
Versatile optical network interface methods and systems Grant 8,693,868 - Izenberg , et al. April 8, 2 | 2014-04-08 |
Method and apparatus for enhanced error correction Grant 8,612,822 - Izenberg , et al. December 17, 2 | 2013-12-17 |
Deficit round robin scheduling using multiplication factors Grant 8,588,242 - Izenberg , et al. November 19, 2 | 2013-11-19 |
Systems and methods for performing forward error correction Grant 8,522,116 - Shafrir , et al. August 27, 2 | 2013-08-27 |
Dual clock first-in first-out (FIFO) memory system Grant 8,417,982 - Amit , et al. April 9, 2 | 2013-04-09 |
Systems and Methods for Performing Forward Error Correction App 20120036415 - Shafrir; Oren ;   et al. | 2012-02-09 |
Versatile Optical Network Interface Methods And Systems App 20110229131 - IZENBERG; Erez ;   et al. | 2011-09-22 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.