loadpatents
Patent applications and USPTO patent grants for Amirineni; Sundeep.The latest application filed is for "data-type-aware clock-gating".
Patent | Date |
---|---|
Configurable function approximation based on switching mapping table content Grant 11,423,313 - Diamant , et al. August 23, 2 | 2022-08-23 |
Data-type-aware Clock-gating App 20220188073 - Bowman; Joshua Wayne ;   et al. | 2022-06-16 |
Hardware implementation of mathematical functions Grant 11,314,842 - Diamant , et al. April 26, 2 | 2022-04-26 |
Multiple accumulate busses in a systolic array Grant 11,308,027 - Volpe , et al. April 19, 2 | 2022-04-19 |
Registers for restricted memory Grant 11,294,599 - Diamant , et al. April 5, 2 | 2022-04-05 |
Weight loading in an array Grant 11,275,997 - Vantrease , et al. March 15, 2 | 2022-03-15 |
Parallelism within a systolic array using multiple accumulate busses Grant 11,232,062 - Volpe , et al. January 25, 2 | 2022-01-25 |
Debug for computation networks using error detection codes Grant 11,232,016 - Huynh , et al. January 25, 2 | 2022-01-25 |
Adaptive timeout mechanism Grant 11,048,569 - Seshadri , et al. June 29, 2 | 2021-06-29 |
Efficient Utilization Of Processing Element Array App 20210158132 - Huynh; Jeffrey T. ;   et al. | 2021-05-27 |
Place and route aware data pipelining Grant 10,990,408 - Diamant , et al. April 27, 2 | 2021-04-27 |
Accelerated quantized multiply-and-add operations Grant 10,983,754 - Vantrease , et al. April 20, 2 | 2021-04-20 |
Restructuring a multi-dimensional array Grant 10,943,167 - Amirineni , et al. March 9, 2 | 2021-03-09 |
Hardware engine with configurable instructions Grant 10,942,742 - Diamant , et al. March 9, 2 | 2021-03-09 |
Dynamic power reduction through data transfer request limiting Grant 10,877,552 - Diamant , et al. December 29, 2 | 2020-12-29 |
Reducing dynamic power consumption in arrays Grant 10,817,260 - Huang , et al. October 27, 2 | 2020-10-27 |
Isolating unresponsive customer logic from a bus Grant 10,795,742 - Khan , et al. October 6, 2 | 2020-10-06 |
Accelerated Quantized Multiply-and-add Operations App 20200293284 - Vantrease; Dana Michelle ;   et al. | 2020-09-17 |
Memory access for multiple circuit components Grant 10,768,856 - Diamant , et al. Sep | 2020-09-08 |
Hardware implementation of mathematical functions Grant 10,740,432 - Diamant , et al. A | 2020-08-11 |
Parametric mathematical function approximation in integrated circuits Grant 10,733,498 - Diamant , et al. | 2020-08-04 |
Accelerated quantized multiply-and-add operations Grant 10,678,508 - Vantrease , et al. | 2020-06-09 |
Registers for restricted memory Grant 10,678,479 - Diamant , et al. | 2020-06-09 |
Adaptive timeout mechanism Grant 10,592,322 - Seshadri , et al. | 2020-03-17 |
Filtering control plane decision requests for forwarding network packets Grant 10,587,514 - Singh , et al. | 2020-03-10 |
Restructuring a multi-dimensional array Grant 10,445,638 - Amirineni , et al. Oc | 2019-10-15 |
Accelerated Quantized Multiply-and-add Operations App 20190294413 - Vantrease; Dana Michelle ;   et al. | 2019-09-26 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.