loadpatents
name:-0.021542072296143
name:-0.019561767578125
name:-0.00051999092102051
Amick; Brian Patent Filings

Amick; Brian

Patent Applications and Registrations

Patent applications and USPTO patent grants for Amick; Brian.The latest application filed is for "integrated controller for training memory physical layer interface".

Company Profile
0.30.33
  • Amick; Brian - Bedford MA
  • Amick; Brian - Brookline MA
  • Amick; Brian - Austin TX
  • Amick; Brian - Sunnyvale CA
  • Amick, Brian - Plano TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Integrated controller for training memory physical layer interface
Grant 9,639,495 - Dearth , et al. May 2, 2
2017-05-02
Integrated Controller For Training Memory Physical Layer Interface
App 20150378603 - Dearth; Glenn A. ;   et al.
2015-12-31
Method and apparatus to reduce memory read latency
Grant 8,880,831 - Krishnan , et al. November 4, 2
2014-11-04
Memory System Components For Split Channel Architecture
App 20140325105 - Prete; Edoardo ;   et al.
2014-10-30
Method And Apparatus To Reduce Memory Read Latency
App 20120290800 - Krishnan; Guhan ;   et al.
2012-11-15
Programmable delay module testing device and methods thereof
Grant 8,274,272 - Talbot , et al. September 25, 2
2012-09-25
Programable Delay Module Testing Device And Methods Thereof
App 20100201343 - Talbot; Gerald R. ;   et al.
2010-08-12
Method and apparatus to store delay locked loop biasing parameters
Grant 7,251,305 - Gauthier , et al. July 31, 2
2007-07-31
Adjustment and calibration system for post-fabrication treatment of phase locked loop input receiver
Grant 7,106,113 - Gauthier , et al. September 12, 2
2006-09-12
Digital delay locked loop with extended phase capture range
Grant 7,107,475 - Amick , et al. September 12, 2
2006-09-12
I/O interface anti-resonance passband shunting technique
Grant 6,909,203 - Gauthier , et al. June 21, 2
2005-06-21
Chip/package resonance damping using controlled package series resistance
Grant 6,822,345 - Gauthier , et al. November 23, 2
2004-11-23
Jitter estimation for a phase locked loop
Grant 6,819,192 - Gauthier , et al. November 16, 2
2004-11-16
Design-for-test technique for a delay locked loop
Grant 6,815,986 - Roy , et al. November 9, 2
2004-11-09
Increasing power supply noise rejection using linear voltage regulators in an on-chip temperature sensor
Grant 6,809,557 - Gauthier , et al. October 26, 2
2004-10-26
Quantifying a difference between nodal voltages
Grant 6,806,698 - Gauthier , et al. October 19, 2
2004-10-19
Post-silicon phase offset control of phase locked loop input receiver
Grant 6,784,752 - Gauthier , et al. August 31, 2
2004-08-31
Phase locked loop input receiver design with delay matching feature
Grant 6,778,027 - Gauthier , et al. August 17, 2
2004-08-17
Post-silicon control of an embedded temperature sensor
Grant 6,775,638 - Gauthier , et al. August 10, 2
2004-08-10
I/O interface anti-resonance passband shunting technique
App 20040150924 - Gauthier, Claude ;   et al.
2004-08-05
Adjustment and calibration system for post-fabrication treatment of on-chip temperature sensor
Grant 6,749,335 - Gauthier , et al. June 15, 2
2004-06-15
Method for simulating power supply noise in an on-chip temperature sensor
Grant 6,748,339 - Amick , et al. June 8, 2
2004-06-08
Method for decoupling capacitor optimization for a temperature sensor design
Grant 6,704,680 - Amick , et al. March 9, 2
2004-03-09
Method and system for estimating jitter in a delay locked loop
Grant 6,691,291 - Gauthier , et al. February 10, 2
2004-02-10
Method for optimizing loop bandwidth in delay locked loops
Grant 6,687,881 - Gauthier , et al. February 3, 2
2004-02-03
Design-for-test technique for a delay locked loop
App 20040012420 - Roy, Aninda ;   et al.
2004-01-22
Optimization of loop bandwidth for a phase locked loop
Grant 6,671,863 - Gauthier , et al. December 30, 2
2003-12-30
Circuit for post-silicon control of delay locked loop charge pump current
Grant 6,664,831 - Gauthier , et al. December 16, 2
2003-12-16
Post-silicon control of phase locked loop charge pump current
Grant 6,664,828 - Gauthier , et al. December 16, 2
2003-12-16
Adjustment and calibration system for post-fabrication treatment of on-chip temperature sensor
App 20030214998 - Gauthier, Claude ;   et al.
2003-11-20
Using a push/pull buffer to improve delay locked loop performance
Grant 6,650,157 - Amick , et al. November 18, 2
2003-11-18
Post-silicon Control Of Phase Locked Loop Charge Pump Current
App 20030201808 - Gauthier, Claude ;   et al.
2003-10-30
Circuit For Post-silicon Control Of Delay Locked Loop Charge Pump Current
App 20030201809 - Gauthier, Claude ;   et al.
2003-10-30
Post-silicon phase offset control of phase locked loop input receiver
App 20030201841 - Gauthier, Claude ;   et al.
2003-10-30
Post-silicon control of an embedded temperature sensor
App 20030204358 - Gauthier, Claude ;   et al.
2003-10-30
Reducing voltage variation in a phase locked loop
Grant 6,639,439 - Gauthier , et al. October 28, 2
2003-10-28
Chip/package resonance damping using controlled package series resistance
App 20030197430 - Gauthier, Claude ;   et al.
2003-10-23
Phase locked loop input receiver design with delay matching feature
App 20030193375 - Gauthier, Claude ;   et al.
2003-10-16
Programmable capacitances for PLL loop and power supply noise filters
App 20030190005 - Amick, Brian ;   et al.
2003-10-09
Adjustable capacitances for DLL loop and power supply noise filters
Grant 6,614,275 - Amick , et al. September 2, 2
2003-09-02
Method for simulating power supply noise in an on-chip temperature sensor
App 20030163277 - Amick, Brian ;   et al.
2003-08-28
Low Voltage Temperature-independent And Temperature-dependent Voltage Generator
App 20030155965 - Gauthier, Claude ;   et al.
2003-08-21
Increasing power supply noise rejection using linear voltage regulators in an on-chip temperature sensor
App 20030155964 - Gauthier, Claude ;   et al.
2003-08-21
Quantifying a difference between nodal voltages
App 20030155903 - Gauthier, Claude ;   et al.
2003-08-21
Temperature calibration using on-chip electrical fuses
App 20030158683 - Gauthier, Claude ;   et al.
2003-08-21
Method for optimizing decoupling capacitor design in delay locked loops
App 20030154065 - Gauthier, Claude ;   et al.
2003-08-14
Jitter estimation for a phase locked loop
App 20030151464 - Gauthier, Claude ;   et al.
2003-08-14
Optimization of loop bandwidth for a phase locked loop
App 20030154453 - Gauthier, Claude ;   et al.
2003-08-14
Method and system for estimating jitter in a delay locked loop
App 20030154454 - Gauthier, Claude ;   et al.
2003-08-14
Method for decoupling capacitor optimization for a temperature sensor design
App 20030154048 - Amick, Brian ;   et al.
2003-08-14
Decoupling capacitor method for a phase locked loop
App 20030154064 - Gauthier, Claude ;   et al.
2003-08-14
Method for optimizing loop bandwidth in delay locked loops
App 20030154447 - Gauthier, Claude ;   et al.
2003-08-14
Low voltage temperature-independent and temperature-dependent voltage generator
Grant 6,605,988 - Gauthier , et al. August 12, 2
2003-08-12
Programmable bias-generator for self-biasing a delay locked loop
Grant 6,597,218 - Gauthier , et al. July 22, 2
2003-07-22
Using a push/pull buffer to improve delay locked loop performance
App 20030132790 - Amick, Brian ;   et al.
2003-07-17
Integrated on-chip process, temperature, and voltage sensor module
Grant 6,566,900 - Amick , et al. May 20, 2
2003-05-20
Reducing voltage variation in a phase locked loop
App 20030071667 - Gauthier, Claude R. ;   et al.
2003-04-17
Reducing Pecl Voltage Variation
App 20030071650 - Gauthier, Claude R. ;   et al.
2003-04-17
Integrated On-chip Process, Temperature, And Voltage Sensor Module
App 20030057986 - Amick, Brian ;   et al.
2003-03-27
CMOS-microprocessor chip and package anti-resonance pass-band shunt apparatus
App 20020089347 - Gauthier, Claude R. ;   et al.
2002-07-11
CMOS-microprocessor chip and package anti-resonance apparatus
App 20020084836 - Gauthier, Claude R. ;   et al.
2002-07-04
CMOS-microprocessor chip and package anti-resonance method
App 20020084837 - Gauthier, Claude R. ;   et al.
2002-07-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed