loadpatents
Patent applications and USPTO patent grants for Ambrose; Martin Jeffrey.The latest application filed is for "peripheral component interconnect (pci) backplane connectivity system on chip (soc)".
Patent | Date |
---|---|
Peripheral component interconnect (PCI) backplane connectivity system on chip (SoC) Grant 11,030,144 - Jones , et al. June 8, 2 | 2021-06-08 |
PERIPHERAL COMPONENT INTERCONNECT (PCI) BACKPLANE CONNECTIVITY SYSTEM ON CHIP (SoC) App 20200192859 - JONES; Jason A.T. ;   et al. | 2020-06-18 |
Real-time scheduling method with reduced input/output latency and improved tolerance for variable processing time Grant 9,240,189 - Ambrose , et al. January 19, 2 | 2016-01-19 |
Real-Time Scheduling Method with Reduced Input/Output Latency and Improved Tolerance for Variable Processing Time App 20140257823 - Ambrose; Martin Jeffrey ;   et al. | 2014-09-11 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.