loadpatents
name:-0.0082318782806396
name:-0.0059528350830078
name:-0.004565954208374
Ambardekar; Ameya Patent Filings

Ambardekar; Ameya

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ambardekar; Ameya.The latest application filed is for "fast dynamic capacitance, frequency, and/or voltage throttling apparatus and method".

Company Profile
4.6.8
  • Ambardekar; Ameya - Hillsboro OR
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
System, apparatus and method for dynamically controlling current consumption of processing circuits of a processor
Grant 11,442,529 - Ananthakrishnan , et al. September 13, 2
2022-09-13
Fast dynamic capacitance, frequency, and/or voltage throttling apparatus and method
Grant 11,275,663 - Gendler , et al. March 15, 2
2022-03-15
Fast Dynamic Capacitance, Frequency, And/or Voltage Throttling Apparatus And Method
App 20210382805 - Gendler; Alexander ;   et al.
2021-12-09
Processor to pre-empt voltage ramps for exit latency reductions
Grant 11,119,555 - Ananthakrishnan , et al. September 14, 2
2021-09-14
System, Apparatus And Method For Dynamically Controlling Current Consumption Of Processing Circuits Of A Processor
App 20200363860 - Ananthakrishnan; Avinash N. ;   et al.
2020-11-19
Device, method and system for on-chip generation of a reference clock signal
Grant 10,614,774 - Kurd , et al.
2020-04-07
Processor To Pre-Empt Voltage Ramps For Exit Latency Reductions
App 20200042065 - Ananthakrishnan; Avinash N. ;   et al.
2020-02-06
Device, Method And System For On-chip Generation Of A Reference Clock Signal
App 20200005728 - Kurd; Nasser ;   et al.
2020-01-02
Processor to pre-empt voltage ramps for exit latency reductions
Grant 10,423,206 - Ananthakrishnan , et al. Sept
2019-09-24
Processor To Pre-Empt Voltage Ramps For Exit Latency Reductions
App 20180060085 - Ananthakrishnan; Avinash N. ;   et al.
2018-03-01
Minimizing performance loss on workloads that exhibit frequent core wake-up activity
Grant 9,501,299 - Ambardekar , et al. November 22, 2
2016-11-22
Minimizing Performance Loss On Workloads That Exhibit Frequent Core Wake-up Activity
App 20150363212 - GUPTA; NIKHIL ;   et al.
2015-12-17

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed