Amatangelo; Matthew J.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Amatangelo; Matthew J..The latest application filed is for "techniques for integrated circuit clock management using pulse skipping".

Company Profile

0.7.6

Amatangelo; Matthew J. - Austin TX
Amatangelo; Matthew J. - Orlando FL

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Techniques for integrated circuit clock management using pulse skipping Grant 7,921,318 - Kwan , et al. April 5, 2	2011-04-05
Techniques for integrated circuit clock management using pulse skipping App 20080284476 - Kwan; Bill K.C. ; et al.	2008-11-20
Method for evaluating nets in crosstalk noise analysis Grant 7,216,316 - Sutherland , et al. May 8, 2	2007-05-08
Application of consistent cycle context for related setup and hold tests for static timing analysis App 20070089076 - Amatangelo; Matthew J.	2007-04-19
Determining cycle adjustments for static timing analysis of multifrequency circuits Grant 7,206,958 - Sutherland , et al. April 17, 2	2007-04-17
Static timing model for combinatorial gates having clock signal input App 20050177357 - Amatangelo, Matthew J. ; et al.	2005-08-11
Multistage, Single-rail Logic Circuitry And Method Therefore App 20040178825 - Amatangelo, Matthew J. ; et al.	2004-09-16
Multistage, single-rail logic circuitry and method therefore Grant 6,791,363 - Amatangelo , et al. September 14, 2	2004-09-14
Register file timing using static timing tools Grant 6,654,937 - Amatangelo , et al. November 25, 2	2003-11-25
Data processing system, method, and product for automatically performing timing checks on a memory cell using a static timing tool Grant 6,650,592 - Amatangelo , et al. November 18, 2	2003-11-18
Data processing system, method, and product for automatically performing timing checks on a memory cell using a static timing tool App 20030099129 - Amatangelo, Matthew J. ; et al.	2003-05-29
Method of utilizing timing models to provide data for static timing analysis of electronic circuits App 20030009318 - Amatangelo, Matthew J. ; et al.	2003-01-09
TTL-CMOS input buffer Grant 4,845,388 - Amatangelo July 4, 1	1989-07-04

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.