Alzien; Khaldoun

Patent Applications and Registrations

Patent applications and USPTO patent grants for Alzien; Khaldoun.The latest application filed is for "input data switches".

Company Profile

0.16.7

Alzien; Khaldoun - Houston TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Input data switches Grant 11,422,966 - Rijken , et al. August 23, 2	2022-08-23
Input Data Switches App 20200379940 - RIJKEN; Christopher ; et al.	2020-12-03
Heat sink verification Grant 8,812,169 - Leech , et al. August 19, 2	2014-08-19
Power consumption management among compute nodes Grant 7,647,516 - Ranganathan , et al. January 12, 2	2010-01-12
Agent for managing power among electronic systems Grant 7,581,125 - Ranganathan , et al. August 25, 2	2009-08-25
Heterogeneous power supply management system Grant 7,529,949 - Ranganathan , et al. May 5, 2	2009-05-05
Method of managing power consumption for collections of computer systems App 20080184044 - Leech; Phillip A. ; et al.	2008-07-31
Estimating an electronic device condition Grant 7,349,828 - Ranganathan , et al. March 25, 2	2008-03-25
Heat sink detection Grant 7,336,485 - Leech , et al. February 26, 2	2008-02-26
Heat sink verification App 20070097620 - Leech; Phillip A. ; et al.	2007-05-03
Heat sink detection App 20070097622 - Leech; Phillip A. ; et al.	2007-05-03
Agent for managing power among electronic systems App 20070067656 - Ranganathan; Parthasarathy ; et al.	2007-03-22
Power consumption management among compute nodes App 20070067657 - Ranganathan; Parthasarathy ; et al.	2007-03-22
Reconfigurable electronic device chassis and interchangeable access panels for use in same App 20050213294 - Lambert, Jeff A. ; et al.	2005-09-29
Computer system and method employing speculative snooping for optimizing performance Grant 6,321,307 - Maguire , et al. November 20, 2	2001-11-20
System and method for maintaining coherency and improving performance in a bus bridge supporting write posting operations Grant 6,279,087 - Melo , et al. August 21, 2	2001-08-21
Configuration logic within a PCI compliant bus interface unit which can be selectively disconnected from a clocking source to conserve power Grant 6,241,400 - Melo , et al. June 5, 2	2001-06-05
Computer system employing optimized delayed transaction arbitration technique Grant 6,199,131 - Melo , et al. March 6, 2	2001-03-06
Dynamic delayed transaction discard counter in a bus bridge of a computer system Grant 5,987,555 - Alzien , et al. November 16, 1	1999-11-16
PCI to PCI bridge for transparently completing transactions between agents on opposite sides of the bridge Grant 5,918,026 - Melo , et al. June 29, 1	1999-06-29
Transparent PCI to PCI bridge with dynamic memory and I/O map programming Grant 5,838,932 - Alzien November 17, 1	1998-11-17
Computer system with PCI repeater between primary bus and second bus Grant 5,802,324 - Wunderlich , et al. September 1, 1	1998-09-01

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.