Altamirano Sanchez; Efrain

Patent Applications and Registrations

Patent applications and USPTO patent grants for Altamirano Sanchez; Efrain.The latest application filed is for "methods of semiconductor device processing".

Company Profile

10.9.14

Altamirano Sanchez; Efrain - Kessel-Lo BE

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Method for producing self-aligned gate and source/drain via connections for contacting a FET transistor Grant 11,430,876 - Chan , et al. August 30, 2	2022-08-30
Method of forming a mask layer Grant 11,430,697 - Chan , et al. August 30, 2	2022-08-30
Methods Of Semiconductor Device Processing App 20210193510 - Chan; Boon Teik ; et al.	2021-06-24
Method For Producing Self-aligned Gate And Source/drain Via Connections For Contacting A Fet Transistor App 20210126108 - Chan; Boon Teik ; et al.	2021-04-29
Method for producing a gate cut structure on an array of semiconductor fins Grant 10,978,335 - Chan , et al. April 13, 2	2021-04-13
Method for Forming a Buried Metal Line in a Semiconductor Substrate App 20210028059 - Chan; Boon Teik ; et al.	2021-01-28
Method for producing a pillar structure in a semiconductor layer Grant 10,825,682 - Chan , et al. November 3, 2	2020-11-03
Method Of Forming A Mask Layer App 20200328122 - Chan; Boon Teik ; et al.	2020-10-15
Area-selective deposition of a tantalum silicide TaSi.sub.x mask material Grant 10,784,158 - Chan , et al. Sept	2020-09-22
Reticles for lithography Grant 10,782,607 - Chan , et al. Sept	2020-09-22
Process Of Forming A Gate Of A Semiconductor Device App 20200111892 - Chan; Boon Teik ; et al.	2020-04-09
Method for Producing a Gate Cut Structure on an Array of Semiconductor Fins App 20200083090 - Chan; Boon Teik ; et al.	2020-03-12
Method of forming micro-pipes on a substrate and a structure formed thereof Grant 10,493,378 - Tao , et al. De	2019-12-03
Area-Selective Deposition of a Mask Material App 20190355619 - Chan; Boon Teik ; et al.	2019-11-21
Vertical Channel Device And Method Of Forming Same App 20190198643 - Chan; Boon Teik ; et al.	2019-06-27
Reticles for Lithography App 20190079384 - Chan; Boon Teik ; et al.	2019-03-14
Method of Forming Micro-pipes on a Substrate and a Structure Formed Thereof App 20180043283 - Tao; Zheng ; et al.	2018-02-15
Method for Producing a Pillar Structure in a Semiconductor Layer App 20170103889 - Chan; Boon Teik ; et al.	2017-04-13
Plasma method for reducing post-lithography line width roughness Grant 9,520,298 - De Schepper , et al. December 13, 2	2016-12-13
Plasma Method for Reducing Post-Lithography Line Width Roughness App 20150228497 - De Schepper; Peter ; et al.	2015-08-13
Method for Dopant Implantation of FinFET Structures App 20150064889 - Paraschiv; Vasile ; et al.	2015-03-05
EUV photoresist encapsulation Grant 8,883,374 - Altamirano Sanchez November 11, 2	2014-11-11
EUV Photoresist Encapsulation App 20130164657 - Altamirano Sanchez; Efrain	2013-06-27

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.