loadpatents
name:-0.049642086029053
name:-0.06955099105835
name:-0.0074360370635986
Alpert; Charles Jay Patent Filings

Alpert; Charles Jay

Patent Applications and Registrations

Patent applications and USPTO patent grants for Alpert; Charles Jay.The latest application filed is for "determining high quality initial candidate sink locations for robust clock network design".

Company Profile
8.71.48
  • Alpert; Charles Jay - Cedar Park TX
  • Alpert; Charles Jay - Austin TX
  • Alpert; Charles Jay - Round Rock TX
  • Alpert; Charles Jay - Pflugerville TX
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Waveform propagation timing modeling for circuit design
Grant 10,796,049 - Han , et al. October 6, 2
2020-10-06
View pruning for routing tree optimization
Grant 10,643,019 - Han , et al.
2020-05-05
Systems and methods for routing a clock net with multiple layer ranges
Grant 10,579,767 - Li , et al.
2020-03-03
Routing topology generation using spine-like tree structure
Grant 10,460,065 - Liu , et al. Oc
2019-10-29
Placement of cells in a multi-level routing tree
Grant 10,402,533 - Reece , et al. Sep
2019-09-03
Region aware clustering
Grant 10,402,522 - Viswanathan , et al. Sep
2019-09-03
Systems and methods for modifying a balanced clock structure
Grant 10,380,287 - Meyer , et al. A
2019-08-13
Systems and methods for clock tree generation with buffers and inverters
Grant 10,354,040 - Farshidi , et al. July 16, 2
2019-07-16
Balanced scaled-load clustering
Grant 10,318,693 - Viswanathan , et al.
2019-06-11
Local cluster refinement
Grant 10,289,797 - Viswanathan , et al.
2019-05-14
Systems and methods for assigning clock taps based on timing
Grant 10,289,775 - Wilson , et al.
2019-05-14
Routing tree topology generation
Grant 10,289,795 - Gao , et al.
2019-05-14
Systems and methods for clock tree clustering
Grant 10,282,506 - Meyer , et al.
2019-05-07
Clock cell library selection
Grant 10,198,551 - Farshidi , et al. Fe
2019-02-05
System and method for constructing spanning trees
Grant 10,102,328 - Liu , et al. October 16, 2
2018-10-16
System and method for evaluating spanning trees
Grant 9,785,738 - Alpert , et al. October 10, 2
2017-10-10
Solving network traffic congestion using device grouping
Grant 9,106,560 - Alpert , et al. August 11, 2
2015-08-11
Early design cycle optimization
Grant 9,038,009 - Alpert , et al. May 19, 2
2015-05-19
Congestion aware routing using random points
Grant 9,026,976 - Alpert , et al. May 5, 2
2015-05-05
Creating regional routing blockages in integrated circuit design
Grant 8,930,873 - Alpert , et al. January 6, 2
2015-01-06
Solving traffic congestion using vehicle grouping
Grant 8,897,998 - Alpert , et al. November 25, 2
2014-11-25
Solving traffic congestion using vehicle grouping
Grant 8,892,344 - Alpert , et al. November 18, 2
2014-11-18
Physical synthesis optimization with fast metric check
Grant 8,881,089 - Alpert , et al. November 4, 2
2014-11-04
Solving traffic congestion using vehicle grouping
Grant 8,831,875 - Alpert , et al. September 9, 2
2014-09-09
Direct current circuit analysis based clock network design
Grant 8,775,996 - Alpert , et al. July 8, 2
2014-07-08
Determining High Quality Initial Candidate Sink Locations For Robust Clock Network Design
App 20140181772 - Alpert; Charles Jay ;   et al.
2014-06-26
Direct Current Circuit Analysis Based Clock Network Design
App 20140143746 - Alpert; Charles Jay ;   et al.
2014-05-22
Early Design Cycle Optimzation
App 20140101629 - Alpert; Charles Jay ;   et al.
2014-04-10
Solving Traffic Congestion Using Vehicle Grouping
App 20140088791 - ALPERT; Charles Jay ;   et al.
2014-03-27
Solving Traffic Congestion Using Vehicle Grouping
App 20140081478 - Alpert; Charles Jay ;   et al.
2014-03-20
Latch clustering with proximity to local clock buffers
Grant 8,677,299 - Alpert , et al. March 18, 2
2014-03-18
Designing a robust power efficient clock distribution network
Grant 8,677,305 - Alpert , et al. March 18, 2
2014-03-18
Solving Traffic Congestion Using Vehicle Grouping
App 20140074389 - Alpert; Charles Jay ;   et al.
2014-03-13
Solving Network Traffic Congestion Using Device Grouping
App 20140071827 - ALPERT; CHARLES JAY ;   et al.
2014-03-13
Multiple threshold voltage cell families based integrated circuit design
Grant 8,656,334 - Alpert , et al. February 18, 2
2014-02-18
Early design cycle optimzation
Grant 8,640,075 - Alpert , et al. January 28, 2
2014-01-28
Early Design Cycle Optimzation
App 20130326450 - Alpert; Charles Jay ;   et al.
2013-12-05
Designing A Robust Power Efficient Clock Distribution Network
App 20130326456 - Alpert; Charles Jay ;   et al.
2013-12-05
Solving congestion using net grouping
Grant 8,601,425 - Alpert , et al. December 3, 2
2013-12-03
Solving Congestion Using Net Grouping
App 20130275934 - Alpert; Charles Jay ;   et al.
2013-10-17
Congestion Aware Routing Using Random Points
App 20130272126 - Alpert; Charles Jay ;   et al.
2013-10-17
Multi-patterning lithography aware cell placement in integrated circuit design
Grant 8,495,548 - Agarwal , et al. July 23, 2
2013-07-23
Latch clustering with proximity to local clock buffers
Grant 8,458,634 - Alpert , et al. June 4, 2
2013-06-04
Routing and timing using layer ranges
Grant 8,443,324 - Alpert , et al. May 14, 2
2013-05-14
Cost-effective And Reliable Utilities Distribution Network
App 20130096976 - Alpert; Charles Jay ;   et al.
2013-04-18
Multi-patterning Lithography Aware Cell Placement In Integrated Circuit Design
App 20130086543 - Agarwal; Kanak Behari ;   et al.
2013-04-04
Timing driven routing in integrated circuit design
Grant 8,386,985 - Alpert , et al. February 26, 2
2013-02-26
Whitespace Creation And Preservation In Circuit Design
App 20120297355 - Alpert; Charles Jay ;   et al.
2012-11-22
Timing Driven Routing In Integrated Circuit Design
App 20120284683 - Alpert; Charles Jay ;   et al.
2012-11-08
Routing And Timing Using Layer Ranges
App 20120240093 - Alpert; Charles Jay ;   et al.
2012-09-20
Latch Clustering With Proximity To Local Clock Buffers
App 20120110532 - Alpert; Charles Jay ;   et al.
2012-05-03
Object placement in integrated circuit design
Grant 8,108,819 - Alpert , et al. January 31, 2
2012-01-31
Object Placement In Integrated Circuit Design
App 20100262944 - Alpert; Charles Jay ;   et al.
2010-10-14
Techniques for super fast buffer insertion
Grant 7,676,780 - Alpert , et al. March 9, 2
2010-03-09
System And Computer Program Product For Diffusion Based Cell Placement Migration
App 20090064074 - Alpert; Charles Jay ;   et al.
2009-03-05
Method For Diffusion Based Cell Placement Migration
App 20090064073 - Alpert; Charles Jay ;   et al.
2009-03-05
Method and apparatus for diffusion based cell placement migration
Grant 7,464,356 - Alpert , et al. December 9, 2
2008-12-09
Techniques for super fast buffer insertion
Grant 7,392,493 - Alpert , et al. June 24, 2
2008-06-24
Techniques For Super Fast Buffer Insertion
App 20080072202 - Alpert; Charles Jay ;   et al.
2008-03-20
Probabilistic congestion prediction with partial blockages
Grant 7,299,442 - Alpert , et al. November 20, 2
2007-11-20
Clustering techniques for faster and better placement of VLSI circuits
Grant 7,296,252 - Alpert , et al. November 13, 2
2007-11-13
Method and apparatus for diffusion based cell placement migration
App 20070143724 - Alpert; Charles Jay ;   et al.
2007-06-21
Method and apparatus for performing density-biased buffer insertion in an integrated circuit design
Grant 7,137,081 - Alpert , et al. November 14, 2
2006-11-14
Method and apparatus for generating steiner trees using simultaneous blockage avoidance, delay optimization and design density management
Grant 7,127,696 - Alpert , et al. October 24, 2
2006-10-24
Probabilistic congestion prediction with partial blockages
App 20060156266 - Alpert; Charles Jay ;   et al.
2006-07-13
Stability metrics for placement to quantify the stability of placement algorithms
Grant 7,073,144 - Alpert , et al. July 4, 2
2006-07-04
Porosity aware buffered steiner tree construction
Grant 7,065,730 - Alpert , et al. June 20, 2
2006-06-20
Techniqes for super fast buffer insertion
App 20060112364 - Alpert; Charles Jay ;   et al.
2006-05-25
Method of and system for buffer insertion, layer assignment, and wire sizing using wire codes
Grant 7,036,104 - Alpert , et al. April 25, 2
2006-04-25
Latch placement technique for reduced clock signal skew
Grant 7,020,861 - Alpert , et al. March 28, 2
2006-03-28
Clustering-based multilevel quadratic placement
App 20060031802 - Alpert; Charles Jay ;   et al.
2006-02-09
Clustering techniques for faster and better placement of VLSI circuits
App 20060031804 - Alpert; Charles Jay ;   et al.
2006-02-09
Practical methodology for early buffer and wire resource allocation
Grant 6,996,512 - Alpert , et al. February 7, 2
2006-02-07
Method and system for determining an interconnect delay utilizing an effective capacitance metric (ECM) signal delay model
Grant 6,968,306 - Alpert , et al. November 22, 2
2005-11-22
Stability metrics for placement to quantify the stability of placement algorithms
App 20050235237 - Alpert, Charles Jay ;   et al.
2005-10-20
Interconnect delay and slew metrics based on the lognormal distribution
Grant 6,950,996 - Alpert , et al. September 27, 2
2005-09-27
Optimal buffered routing path constructions for single and multiple clock domains systems
Grant 6,915,361 - Alpert , et al. July 5, 2
2005-07-05
Apparatus and method for incorporating driver sizing into buffer insertion using a delay penalty estimation technique
Grant 6,915,496 - Alpert , et al. July 5, 2
2005-07-05
Method and apparatus for performing density-biased buffer insertion in an integrated circuit design
App 20050138589 - Alpert, Charles Jay ;   et al.
2005-06-23
Method and apparatus for generating steiner trees using simultaneous blockage avoidance, delay optimization and design density management
App 20050138578 - Alpert, Charles Jay ;   et al.
2005-06-23
Buffer insertion with adaptive blockage avoidance
Grant 6,898,774 - Alpert , et al. May 24, 2
2005-05-24
Hybrid quadratic placement with multiple linear system solvers
App 20050086622 - Alpert, Charles Jay ;   et al.
2005-04-21
Method and system for extending delay and slew metrics to ramp inputs
Grant 6,868,533 - Alpert , et al. March 15, 2
2005-03-15
Latch placement technique for reduced clock signal skew
App 20050015738 - Alpert, Charles Jay ;   et al.
2005-01-20
Interconnect delay and slew metrics based on the lognormal distribution
App 20040243955 - Alpert, Charles Jay ;   et al.
2004-12-02
Porosity aware buffered steiner tree construction
App 20040216072 - Alpert, Charles Jay ;   et al.
2004-10-28
Robust delay metric for RC circuits
Grant 6,807,659 - Alpert , et al. October 19, 2
2004-10-19
Buffer insertion with adaptive blockage avoidance
App 20040123261 - Alpert, Charles Jay ;   et al.
2004-06-24
Method and system for extending delay and slew metrics to ramp inputs
App 20040103379 - Alpert, Charles Jay ;   et al.
2004-05-27
Optimal buffered routing path constructions for single and multiple clock domain systems
App 20040068626 - Alpert, Charles Jay ;   et al.
2004-04-08
Apparatus and method for incorporating driver sizing into buffer insertion using a delay penalty estimation technique
App 20040064793 - Alpert, Charles Jay ;   et al.
2004-04-01
Robust delay metric for RC circuits
App 20040064798 - Alpert, Charles Jay ;   et al.
2004-04-01
Apparatus and method for determining buffered steiner trees for complex circuits
Grant 6,591,411 - Alpert , et al. July 8, 2
2003-07-08
Apparatus and method for buffer library selection for use in buffer insertion
Grant 6,560,752 - Alpert , et al. May 6, 2
2003-05-06
Practical methodology for early buffer and wire resource allocation
App 20020184607 - Alpert, Charles Jay ;   et al.
2002-12-05
Apparatus and method for determining buffered steiner trees for complex circuits
App 20020133799 - Alpert, Charles Jay ;   et al.
2002-09-19
Method and system for re-routing interconnects within an integrated circuit design having blockages and bays
Grant 6,401,234 - Alpert , et al. June 4, 2
2002-06-04
Method and apparatus for performing buffer insertion with accurate gate and interconnect delay computation
Grant 6,347,393 - Alpert , et al. February 12, 2
2002-02-12
Optimum buffer placement for noise avoidance
Grant 6,117,182 - Alpert , et al. September 12, 2
2000-09-12
Method and system for segmenting wires prior to buffer insertion
Grant 6,044,209 - Alpert , et al. March 28, 2
2000-03-28

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed