Allen, III; Tuman Earl

Patent Applications and Registrations

Patent applications and USPTO patent grants for Allen, III; Tuman Earl.The latest application filed is for "dual-layer dielectric in memory device".

Company Profile

2.11.6

Allen, III; Tuman Earl - Kuna ID

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Array of cross point memory cells Grant 11,424,291 - Frost , et al. August 23, 2	2022-08-23
Dual-layer dielectric in memory device Grant 10,629,652 - Bernhardt , et al.	2020-04-21
Dual-layer Dielectric In Memory Device App 20190206942 - Bernhardt; Michael J. ; et al.	2019-07-04
Array Of Memory Cells App 20180122858 - Frost; Denzil S. ; et al.	2018-05-03
Array of memory cells and methods of forming an array of memory cells Grant 9,881,972 - Frost , et al. January 30, 2	2018-01-30
Array Of Memory Cells And Methods Of Forming An Array Of Memory Cells App 20170338280 - Frost; Denzil S. ; et al.	2017-11-23
Dual-layer Dielectric In Memory Device App 20170271412 - Bernhardt; Michael J. ; et al.	2017-09-21
Dual-layer dielectric in memory device Grant 9,704,923 - Bernhardt , et al. July 11, 2	2017-07-11
Dual-layer dielectric in memory device App 20170186815 - Bernhardt; Michael J. ; et al.	2017-06-29
Semiconductor constructions and transistors, and methods of forming semiconductor constructions and transistors Grant 8,120,101 - Tang , et al. February 21, 2	2012-02-21
Semiconductor Constructions and Transistors, and Methods of Forming Semiconductor Constructions and Transistors App 20110012182 - TANG; Sanh D. ; et al.	2011-01-20
Transistors Grant 7,825,462 - Tang , et al. November 2, 2	2010-11-02
Transistor devices, transistor structures and semiconductor constructions Grant 7,547,945 - Tang , et al. June 16, 2	2009-06-16
Methods of forming semiconductor constructions Grant 7,501,684 - Tang , et al. March 10, 2	2009-03-10
Methods of forming silicon nitride spacers, and methods of forming dielectric sidewall spacers Grant 6,967,170 - Allen, III November 22, 2	2005-11-22
Etching methods, methods of removing portions of material, and methods of forming silicon nitride spacers Grant 6,878,300 - Allen, III April 12, 2	2005-04-12
Etching methods, methods of removing portions of material, and methods of forming silicon nitride spacers Grant 6,800,561 - Allen, III October 5, 2	2004-10-05

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.