loadpatents
name:-0.012128829956055
name:-0.012297868728638
name:-0.00044393539428711
Aleshin; Stanislav v. Patent Filings

Aleshin; Stanislav v.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Aleshin; Stanislav v..The latest application filed is for "image processor with multi-channel interface between preprocessing layer and one or more higher layers".

Company Profile
0.36.12
  • Aleshin; Stanislav v. - Moscow RU
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Image Processor With Multi-channel Interface Between Preprocessing Layer And One Or More Higher Layers
App 20160247284 - Zaytsev; Denis V. ;   et al.
2016-08-25
Automatic recognition of geometric points in a target IC design for OPC mask quality calculation
Grant 7,493,577 - Rodin , et al. February 17, 2
2009-02-17
Method and system for improving aerial image simulation speeds
Grant 7,406,675 - Uzhakov , et al. July 29, 2
2008-07-29
Method and apparatus for optimizing fragmentation of boundaries for optical proximity correction (OPC) purposes
Grant 7,401,318 - Aleshin , et al. July 15, 2
2008-07-15
Method and system for analyzing the quality of an OPC mask
Grant 7,340,706 - Golubtsov , et al. March 4, 2
2008-03-04
OPC edge correction based on a smoothed mask design
Grant 7,260,814 - Rodin , et al. August 21, 2
2007-08-21
Method and system for improving aerial image simulation speeds
App 20070143734 - Uzhakov; Sergey V. ;   et al.
2007-06-21
Method and system for analyzing the quality of an OPC mask
App 20070079277 - Golubtsov; Ilya ;   et al.
2007-04-05
OPC edge correction based on a smoothed mask design
App 20060129966 - Rodin; Sergei ;   et al.
2006-06-15
Automatic recognition of geometric points in a target IC design for OPC mask quality calculation
App 20060117292 - Rodin; Sergei ;   et al.
2006-06-01
Gradient method of mask edge correction
Grant 7,039,896 - Medvedeva , et al. May 2, 2
2006-05-02
Quality measurement of an aerial image
Grant 7,035,446 - Medvedeva , et al. April 25, 2
2006-04-25
Method and apparatus for optimizing fragmentation of boundaries for optical proximity correction (OPC) purposes
Grant 6,988,260 - Aleshin , et al. January 17, 2
2006-01-17
Method and apparatus for optimizing fragmentation of boundaries for optical proximity correction (OPC) purposes
App 20050268272 - Aleshin, Stanislav V. ;   et al.
2005-12-01
Mask correction for photolithographic processes
Grant 6,934,410 - Aleshin , et al. August 23, 2
2005-08-23
Method and apparatus for optimizing fragmentation of boundaries for optical proximity correction (OPC) purposes
App 20050138597 - Aleshin, Stanislav V. ;   et al.
2005-06-23
Gradient method of mask edge correction
App 20050138596 - Medvedeva, Marina M. ;   et al.
2005-06-23
Method and system for constructing a hierarchy-driven chip covering for optical proximity correction
Grant 6,898,780 - Egorov , et al. May 24, 2
2005-05-24
Optical proximity correction driven hierarchy
Grant 6,813,758 - Aleshin , et al. November 2, 2
2004-11-02
Automatic recognition of an optically periodic structure in an integrated circuit design
Grant 6,785,871 - Rodin , et al. August 31, 2
2004-08-31
Method and system for constructing a hierarchy-driven chip covering for optical proximity correction
App 20040123266 - Egorov, Evgueny E. ;   et al.
2004-06-24
Automatic recognition of an optically periodic structure in an integrated circuit design
App 20040040002 - Rodin, Sergei ;   et al.
2004-02-26
Quality measurement of an aerial image
App 20030219154 - Medvedeva, Marina M. ;   et al.
2003-11-27
Optical proximity correction driven hierarchy
App 20030177451 - Aleshin, Stanislav V. ;   et al.
2003-09-18
Hexagonal architecture
Grant 6,407,434 - Rostoker , et al. June 18, 2
2002-06-18
Geometric aerial image simulation
Grant 6,263,299 - Aleshin , et al. July 17, 2
2001-07-17
Mask having an arbitrary complex transmission function
Grant 6,197,456 - Aleshin , et al. March 6, 2
2001-03-06
Physical design automation system and process for designing integrated circuit chips using multiway partitioning with constraints
Grant 6,134,702 - Scepanovic , et al. October 17, 2
2000-10-17
Triangular semiconductor or gate
Grant 6,097,073 - Rostoker , et al. August 1, 2
2000-08-01
Architecture having diamond shaped or parallelogram shaped cells
Grant 5,973,376 - Rostoker , et al. October 26, 1
1999-10-26
Physical design automation system and process for designing integrated circuit chips using highly parallel sieve optimization with multiple "jiggles"
Grant 5,909,376 - Scepanovic , et al. June 1, 1
1999-06-01
Tri-directional interconnect architecture for SRAM
Grant 5,889,329 - Rostoker , et al. March 30, 1
1999-03-30
Hexagonal sense cell architecture
Grant 5,872,380 - Rostoker , et al. February 16, 1
1999-02-16
Triangular semiconductor NAND gate
Grant 5,864,165 - Rostoker , et al. January 26, 1
1999-01-26
Physical design automation system and method using monotonically improving linear clusterization
Grant 5,838,585 - Scepanovic , et al. November 17, 1
1998-11-17
Triangular semiconductor "AND" gate device
Grant 5,834,821 - Rostoker , et al. November 10, 1
1998-11-10
CAD for hexagonal architecture
Grant 5,822,214 - Rostoker , et al. October 13, 1
1998-10-13
Transistors having dynamically adjustable characteristics
Grant 5,811,863 - Rostoker , et al. September 22, 1
1998-09-22
Polydirectional non-orthoginal three layer interconnect architecture
Grant 5,808,330 - Rostoker , et al. September 15, 1
1998-09-15
Hexagonal SRAM architecture
Grant 5,801,422 - Rostoker , et al. September 1, 1
1998-09-01
Hexagonal architecture with triangular shaped cells
Grant 5,789,770 - Rostoker , et al. August 4, 1
1998-08-04
Hexagonal field programmable gate array architecture
Grant 5,777,360 - Rostoker , et al. July 7, 1
1998-07-07
Hexagonal DRAM array
Grant 5,742,086 - Rostoker , et al. April 21, 1
1998-04-21
Physical design automation system and process for designing integrated circuit chips using fuzzy cell clusterization
Grant 5,712,793 - Scepanovic , et al. January 27, 1
1998-01-27
Physical design automation system and process for designing integrated circuit chips using multiway partitioning with constraints
Grant 5,699,265 - Scepanovic , et al. December 16, 1
1997-12-16
Physical design automation system and method using hierarchical clusterization and placement improvement based on complete re-placement of cell clusters
Grant 5,661,663 - Scepanovic , et al. August 26, 1
1997-08-26
Microelectronic integrated circuit including triangular CMOS "nand" gate device
Grant 5,650,653 - Rostoker , et al. July 22, 1
1997-07-22
Microelectronic integrated circuit structure and method using three directional interconnect routing based on hexagonal geometry
Grant 5,578,840 - Scepanovic , et al. November 26, 1
1996-11-26

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed