Albonesi; David

Patent Applications and Registrations

Patent applications and USPTO patent grants for Albonesi; David.The latest application filed is for "dynamically managing the communication-parallelism trade-off in clustered processors".

Company Profile

0.8.5

Albonesi; David - Ithaca NY
Albonesi; David - Lima NY
Albonesi; David - Rochester NY
Albonesi; David - Hudson MA

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Performance monitoring for new phase dynamic optimization of instruction dispatch cluster configuration Grant 8,103,856 - Balasubramonian , et al. January 24, 2	2012-01-24
Multiple clock domain microprocessor Grant 7,739,537 - Albonesi , et al. June 15, 2	2010-06-15
Dynamically Managing The Communication-parallelism Trade-off In Clustered Processors App 20090216997 - Balasubramonian; Rajeev ; et al.	2009-08-27
Dynamic data dependence tracking and its application to branch prediction Grant 7,571,302 - Chen , et al. August 4, 2	2009-08-04
Multi-cluster processor operating only select number of clusters during each phase based on program statistic monitored at predetermined intervals Grant 7,490,220 - Balasubramonian , et al. February 10, 2	2009-02-10
Multiple clock domain microprocessor App 20070016817 - Albonesi; David ; et al.	2007-01-18
Multiple clock domain microprocessor Grant 7,089,443 - Albonesi , et al. August 8, 2	2006-08-08
Dynamically managing the communication-parallelism trade-off in clustered processors App 20060106923 - Balasubramonian; Rajeev ; et al.	2006-05-18
Multiple clock domain microprocessor App 20050060597 - Albonesi, David ; et al.	2005-03-17
Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures Grant 6,834,328 - Dwarkadas , et al. December 21, 2	2004-12-21
Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures App 20040184340 - Dwarkadas, Sandhya ; et al.	2004-09-23
Dynamic reconfigurable memory hierarchy Grant 6,684,298 - Dwarkadas , et al. January 27, 2	2004-01-27
Memory error correction system Grant 4,920,539 - Albonesi April 24, 1	1990-04-24

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.