loadpatents
Patent applications and USPTO patent grants for Alavi; Mohsen.The latest application filed is for "dual gate oxide one time programmable (otp) antifuse cell".
Patent | Date |
---|---|
Dual gate oxide one time programmable (OTP) antifuse cell Grant 7,280,425 - Keshavarzi , et al. October 9, 2 | 2007-10-09 |
Dual gate oxide one time programmable (OTP) antifuse cell App 20070076463 - Keshavarzi; Ali ;   et al. | 2007-04-05 |
Apparatus and method for programming a memory array Grant 7,167,397 - Paillet , et al. January 23, 2 | 2007-01-23 |
Apparatus And Method For Programming A Memory Array App 20060285393 - Paillet; Fabrice ;   et al. | 2006-12-21 |
Crosspoint memory array utilizing one time programmable antifuse cells Grant 7,110,278 - Keshavarzi , et al. September 19, 2 | 2006-09-19 |
OTP antifuse cell and cell array Grant 7,102,951 - Paillet , et al. September 5, 2 | 2006-09-05 |
Overvoltage detection apparatus, method, and system Grant 7,102,358 - Keshavarzi , et al. September 5, 2 | 2006-09-05 |
One time programmable memory App 20060139995 - Keshavarzi; Ali ;   et al. | 2006-06-29 |
OTP antifuse cell and cell array App 20060092742 - Paillet; Fabrice ;   et al. | 2006-05-04 |
Crosspoint memory array utilizing one time programmable antifuse cells App 20060067152 - Keshavarzi; Ali ;   et al. | 2006-03-30 |
Overvoltage detection apparatus, method, and system App 20050285616 - Keshavarzi, Ali ;   et al. | 2005-12-29 |
Static, low-voltage fuse-based cell with high-voltage programming Grant 6,903,598 - Denham , et al. June 7, 2 | 2005-06-07 |
Static, low-voltage fuse-based cell with high-voltage programming App 20030218492 - Denham, Martin Spence ;   et al. | 2003-11-27 |
Structure and process flow for fabrication of dual gate floating body integrated MOS transistors Grant 6,624,032 - Alavi , et al. September 23, 2 | 2003-09-23 |
Structure and process flow for fabrication of dual gate floating body integrated MOS transistors App 20020098657 - Alavi, Mohsen ;   et al. | 2002-07-25 |
Structure and process flow for fabrication of dual gate floating body integrated MOS transistors Grant 6,392,271 - Alavi , et al. May 21, 2 | 2002-05-21 |
Structure And Process Flow For Fabrication Of Dual Gate Floating Body Integrated Mos Transistors App 20020034853 - ALAVI, MOHSEN ;   et al. | 2002-03-21 |
Silicide agglomeration fuse device Grant 6,258,700 - Bohr , et al. July 10, 2 | 2001-07-10 |
Silicide agglomeration device Grant 5,969,404 - Bohr , et al. October 19, 1 | 1999-10-19 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.