Akashi; Hideya

Patent Applications and Registrations

Patent applications and USPTO patent grants for Akashi; Hideya.The latest application filed is for "shared memory multiprocessor performing cache coherence control and node controller therefor".

Company Profile

0.9.7

Akashi; Hideya - Kunitachi JP
Akashi, Hideya - Tokyo JP
Akashi; Hideya - Hadano JP

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Shared memory multiprocessor system Grant 7,206,818 - Okochi , et al. April 17, 2	2007-04-17
Computer system utilizing speculative read requests to cache memory Grant 6,993,633 - Sakakibara , et al. January 31, 2	2006-01-31
Shared memory multiprocessor performing cache coherence control and node controller therefor Grant 6,874,053 - Yasuda , et al. March 29, 2	2005-03-29
Cache system with a cache tag memory and a cache tag buffer Grant 6,839,806 - Murakami , et al. January 4, 2	2005-01-04
Node controller for performing cache coherence control and memory-shared multiprocessor system Grant 6,789,173 - Tanaka , et al. September 7, 2	2004-09-07
Shared memory multiprocessor performing cache coherence control and node controller therefor App 20040054855 - Yasuda, Yoshiko ; et al.	2004-03-18
Shared memory multiprocessor system App 20040024839 - Okochi, Toshio ; et al.	2004-02-05
Shared memory multiprocessor performing cache coherence control and node controller therefor Grant 6,636,926 - Yasuda , et al. October 21, 2	2003-10-21
Cache control method and cache controller Grant 6,606,688 - Koyanagi , et al. August 12, 2	2003-08-12
Process scheduling method based on active program characteristics on process execution, programs using this method and data processors App 20020198924 - Akashi, Hideya ; et al.	2002-12-26
Cache system App 20020042860 - Murakami, Yoshiki ; et al.	2002-04-11
Multiprocessor system and transaction control method for the same App 20020040414 - Uehara, Keitaro ; et al.	2002-04-04
Parallel processor system including a cache memory subsystem that has independently addressable local and remote data areas Grant 6,295,579 - Sukegawa , et al. September 25, 2	2001-09-25
Multiprocessor system and transaction control method for the same App 20010013080 - Kameyama, Shin ; et al.	2001-08-09
Shared memory multiprocessor performing cache coherence control and node controller therefor App 20010005873 - Yasuda, Yoshiko ; et al.	2001-06-28
Parallel processor system including a cache memory subsystem that has independently addressable local and remote data areas Grant 5,778,429 - Sukegawa , et al. July 7, 1	1998-07-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.