AKARVARDAR; Kerem

Patent Applications and Registrations

Patent applications and USPTO patent grants for AKARVARDAR; Kerem.The latest application filed is for "methods of controlling pcram devices in single-level-cell (slc) and multi-level-cell (mlc) modes and a controller for performing the same methods".

Company Profile

1.12.16

AKARVARDAR; Kerem - Hsinchu TW
Akarvardar; Kerem - Saratoga Springs NY
Akarvardar; Kerem - Albany NY
Akarvardar; Kerem - Palo Alto CA
Akarvardar; Kerem - Grenoble Cedex FR
Akarvardar; Kerem - Grenoble Cedex 1 FR

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Methods Of Controlling Pcram Devices In Single-level-cell (slc) And Multi-level-cell (mlc) Modes And A Controller For Performing The Same Methods App 20220230681 - KHWA; Win-San ; et al.	2022-07-21
Series Of Parallel Sensing Operations For Multi-level Cells App 20220130435 - Dong; Qing ; et al.	2022-04-28
Series of parallel sensing operations for multi-level cells Grant 11,238,906 - Dong , et al. February 1, 2	2022-02-01
Method For Low-cost, High-bandwidth Monolithic System Integration Beyond Reticle Limit App 20210407901 - Akarvardar; Kerem ; et al.	2021-12-30
Series Of Parallel Sensing Operations For Multi-level Cells App 20210390987 - Dong; Qing ; et al.	2021-12-16
Methods of forming low defect replacement fins for a FinFET semiconductor device and the resulting devices Grant 9,614,058 - Fronheiser , et al. April 4, 2	2017-04-04
Methods of forming different FinFET devices with different threshold voltages and integrated circuit products containing such devices Grant 9,564,367 - Jacob , et al. February 7, 2	2017-02-07
Methods Of Forming Low Defect Replacement Fins For A Finfet Semiconductor Device And The Resulting Devices App 20160013296 - Fronheiser; Jody ; et al.	2016-01-14
Methods of forming a semiconductor device with a nanowire channel structure by performing an anneal process Grant 8,853,019 - Fronheiser , et al. October 7, 2	2014-10-07
Methods Of Forming Low Defect Replacement Fins For A Finfet Semiconductor Device And The Resulting Devices App 20140264488 - Fronheiser; Jody ; et al.	2014-09-18
Methods Of Forming A Semiconductor Device With A Nanowire Channel Structure By Performing An Anneal Process App 20140273423 - Fronheiser; Jody A. ; et al.	2014-09-18
Methods of forming FinFET devices with alternative channel materials Grant 8,673,718 - Maszara , et al. March 18, 2	2014-03-18
Methods Of Forming Different Finfet Devices With Different Threshold Voltages And Integrated Circuit Products Containing Such Devices App 20140070322 - Jacob; Ajey P. ; et al.	2014-03-13
Methods Of Forming Finfet Devices With Alternative Channel Materials App 20140011341 - Maszara; Witold P. ; et al.	2014-01-09
Methods Of Forming Finfet Devices With Alternative Channel Materials App 20130309847 - Maszara; Witold P. ; et al.	2013-11-21
Methods of forming FinFET devices with alternative channel materials Grant 8,580,642 - Maszara , et al. November 12, 2	2013-11-12
Method for dual-channel nanowire FET device Grant 8,183,104 - Hobbs , et al. May 22, 2	2012-05-22
Apparatus, System, and Method for Dual-Channel Nanowire FET Device App 20120007052 - Hobbs; Christopher C. ; et al.	2012-01-12
Four-gate transistor analog multiplier circuit Grant 8,010,591 - Mojarradi , et al. August 30, 2	2011-08-30
Universal programmable logic gate and routing method Grant 7,514,964 - Fijany , et al. April 7, 2	2009-04-07
Four-gate transistor analog multiplier circuit App 20080001658 - Mojarradi; Mohammad M. ; et al.	2008-01-03
Universal programmable logic gate and routing method App 20070008013 - Fijany; Amir ; et al.	2007-01-11

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.