loadpatents
name:-0.004863977432251
name:-0.0050978660583496
name:-0.0016078948974609
Ajoian; Jack Patent Filings

Ajoian; Jack

Patent Applications and Registrations

Patent applications and USPTO patent grants for Ajoian; Jack.The latest application filed is for "printed circuit board (pcb) and pcb assembly having an encapsulating mold material on a bottom surface thereof and methods for molding an encapsulating mold material on a bottom surface of a pcb".

Company Profile
0.4.4
  • Ajoian; Jack - Campbell CA
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Printed Circuit Board (pcb) And Pcb Assembly Having An Encapsulating Mold Material On A Bottom Surface Thereof And Methods For Molding An Encapsulating Mold Material On A Bottom Surface Of A Pcb
App 20180063951 - Kumbhat; Nitesh ;   et al.
2018-03-01
Printed circuit board (PCB) and PCB assembly having an encapsulating mold material on a bottom surface thereof and methods for molding an encapsulating mold material on a bottom surface of a PCB
Grant 9,907,169 - Kumbhat , et al. February 27, 2
2018-02-27
Methods and devices for providing increased routing flexibility in multi-layer printed circuit boards
Grant 9,832,865 - Ajoian , et al. November 28, 2
2017-11-28
Methods And Devices For Providing Increased Routing Flexibility In Multi-layer Printed Circuit Boards
App 20170311444 - Ajoian; Jack ;   et al.
2017-10-26
Methods and devices for preventing overhangs in a finishing layer of metal formed on electrical contact surfaces when fabricating multi-layer printed circuit boards
Grant 9,668,340 - Ajoian , et al. May 30, 2
2017-05-30
Electronic Module Having An Oxide Surface Finish As A Solder Mask, And Method Of Manufacturing Electronic Module Using Organic Solderability Preservative And Oxide Surface Finish Processes
App 20160064252 - Ajoian; Jack
2016-03-03
Method of fabricating printed circuit board (PCB) substrate having a cavity
Grant 9,085,826 - Ajoian July 21, 2
2015-07-21
Method Of Fabricating Printed Circuit Board (pcb) Substrate Having A Cavity
App 20150090688 - Ajoian; Jack
2015-04-02

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed