Aitken; John M.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Aitken; John M..The latest application filed is for "photodetector with wavelength discrimination, and method for forming the same and design structure".

Company Profile

0.19.15

Aitken; John M. - South Burlington VT
Aitken; John M. - Essex Junction VT
Aitken; John M. - South Brulington VT
Aitken; John M - South Burlington VT
Aitken; John M. - Mahopac NY

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Neutralization of trapped charge in a charge accumulation layer of a semiconductor structure Grant 8,035,200 - Aitken , et al. October 11, 2	2011-10-11
Method for semiconductor device having radiation hardened insulators and design structure thereof Grant 7,943,482 - Aitken , et al. May 17, 2	2011-05-17
Method for fabricating semiconductor device having radiation hardened insulators Grant 7,935,609 - Aitken , et al. May 3, 2	2011-05-03
Photodetector With Wavelength Discrimination, And Method For Forming The Same And Design Structure App 20110068423 - Aitken; John M.	2011-03-24
Phase-change TaN resistor based triple-state/multi-state read only memory Grant 7,880,158 - Aitken , et al. February 1, 2	2011-02-01
Neutralization Of Trapped Charge In A Charge Accumulation Layer Of A Semiconductor Structure App 20100237475 - Aitken; John M. ; et al.	2010-09-23
Capacitor below the buried oxide of SOI CMOS technologies for protection against soft errors Grant 7,791,169 - Aitken , et al. September 7, 2	2010-09-07
Method for neutralizing trapped charge in a charge accumulation layer of a semiconductor structure Grant 7,736,915 - Aitken , et al. June 15, 2	2010-06-15
Phase-change TaN resistor based triple-state/multi-state read only memory Grant 7,715,248 - Aitken , et al. May 11, 2	2010-05-11
Design Structure For Semiconductor Device Having Radiation Hardened Insulators And Structure Thereof App 20100032795 - AITKEN; John M. ; et al.	2010-02-11
Method For Fabricating Semiconductor Device Having Radiation Hardened Insulators App 20100035393 - Aitken; John M. ; et al.	2010-02-11
Trench type buried on-chip precision programmable resistor Grant 7,601,602 - Aitken , et al. October 13, 2	2009-10-13
PHASE-CHANGE TaN RESISTOR BASED TRIPLE-STATE/MULTI-STATE READ ONLY MEMORY App 20080232159 - Aitken; John M. ; et al.	2008-09-25
PHASE-CHANGE TaN RESISTOR BASED TRIPLE-STATE/MULTI-STATE READ ONLY MEMORY App 20080197337 - Aitken; John M. ; et al.	2008-08-21
Capacitor Below The Buried Oxide Of Soi Cmos Technologies For Protection Against Soft Errors App 20080191314 - Aitken; John M. ; et al.	2008-08-14
Capacitor below the buried oxide of SOI CMOS technologies for protection against soft errors Grant 7,388,274 - Aitken , et al. June 17, 2	2008-06-17
Phase-change TaN resistor based triple-state/multi-state read only memory Grant 7,381,981 - Aitken , et al. June 3, 2	2008-06-03
Capacitor below the buried oxide of SOI CMOS technologies for protection against soft errors Grant 7,315,075 - Aitken , et al. January 1, 2	2008-01-01
Capacitor Below The Buried Oxide Of Soi Cmos Technologies For Protection Against Soft Errors App 20070272961 - Aitken; John M. ; et al.	2007-11-29
Charge Neutralization In Semiconductor Structures App 20070195841 - Aitken; John M. ; et al.	2007-08-23
PHASE-CHANGE TaN RESISTOR BASED TRIPLE-STATE/MULTI-STATE READ ONLY MEMORY App 20070023743 - AITKEN; JOHN M. ; et al.	2007-02-01
Trench type buried on-chip precision programmable resistor App 20060267144 - Aitken; John M. ; et al.	2006-11-30
Trench type buried on-chip precision programmable resistor Grant 7,084,483 - Aitken , et al. August 1, 2	2006-08-01
Capacitor Below The Buried Oxide Of Soi Cmos Technologies For Protection Against Soft Errors App 20060163635 - Aitken; John M. ; et al.	2006-07-27
Heater for annealing trapped charge in a semiconductor device Grant 7,064,414 - Aitken , et al. June 20, 2	2006-06-20
Heater For Annealing Trapped Charge In A Semiconductor Device App 20060103007 - Aitken; John M. ; et al.	2006-05-18
Trench Type Buried On-chip Precision Programmable Resistor App 20050263850 - Aitken, John M. ; et al.	2005-12-01
Gate stack process for high reliability dual oxide CMOS devices and circuits App 20020027681 - Aitken, John M. ; et al.	2002-03-07
Process of forming a capacitor on a substrate Grant 6,352,902 - Aitken , et al. March 5, 2	2002-03-05
Structures and processes for reduced topography trench capacitors Grant 6,159,787 - Aitken , et al. December 12, 2	2000-12-12
Large scale IC personalization method employing air dielectric structure for extended conductor Grant 5,530,290 - Aitken , et al. June 25, 1	1996-06-25
Larce scale IC personalization method employing air dielectric structure for extended conductors Grant 5,444,015 - Aitken , et al. August 22, 1	1995-08-22
Method of Fabricating a micro-coaxial wiring structure Grant 5,363,550 - Aitken , et al. November 15, 1	1994-11-15
Modified silicon CMOS process having selectively deposited Si/SiGe FETS Grant 5,268,324 - Aitken , et al. December 7, 1	1993-12-07

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.