loadpatents
name:-0.022459030151367
name:-0.02361798286438
name:-0.0074248313903809
Aipperspach; Anthony G. Patent Filings

Aipperspach; Anthony G.

Patent Applications and Registrations

Patent applications and USPTO patent grants for Aipperspach; Anthony G..The latest application filed is for "managed integrated circuit power supply distribution".

Company Profile
5.22.21
  • Aipperspach; Anthony G. - Rochester MN
  • Aipperspach; Anthony G. - Minnesota MN
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Managed integrated circuit power supply distribution
Grant 11,018,084 - Aipperspach , et al. May 25, 2
2021-05-25
Managed integrated circuit power supply distribution
Grant 10,580,730 - Aipperspach , et al.
2020-03-03
Managed Integrated Circuit Power Supply Distribution
App 20190348361 - Aipperspach; Anthony G. ;   et al.
2019-11-14
On-chip diagnostic circuitry monitoring multiple cycles of signal samples
Grant 10,311,966 - Aipperspach , et al.
2019-06-04
Managed Integrated Circuit Power Supply Distribution
App 20190148284 - Aipperspach; Anthony G. ;   et al.
2019-05-16
On-chip Diagnostic Circuitry Monitoring Multiple Cycles Of Signal Samples
App 20170242066 - AIPPERSPACH; Anthony G. ;   et al.
2017-08-24
Detecting maximum voltage between multiple power supplies for memory testing
Grant 9,715,905 - Aipperspach , et al. July 25, 2
2017-07-25
Level-shifting latch
Grant 9,712,170 - Aipperspach , et al. July 18, 2
2017-07-18
Electrostatic discharge protection device with power management
Grant 9,583,938 - Aipperspach , et al. February 28, 2
2017-02-28
Detecting Maximum Voltage Between Multiple Power Supplies For Memory Testing
App 20170047099 - AIPPERSPACH; Anthony G. ;   et al.
2017-02-16
Level-shifting latch
Grant 9,553,584 - Aipperspach , et al. January 24, 2
2017-01-24
Electrostatic discharge protection device with power management
Grant 9,496,712 - Aipperspach , et al. November 15, 2
2016-11-15
Electrostatic Discharge Protection Device With Power Management
App 20160322813 - Aipperspach; Anthony G. ;   et al.
2016-11-03
Electrostatic Discharge Protection Device With Power Management
App 20160322812 - Aipperspach; Anthony G. ;   et al.
2016-11-03
Implementing enhanced performance dynamic evaluation circuit by combining precharge and delayed keeper
Grant 9,424,389 - Aipperspach , et al. August 23, 2
2016-08-23
Implementing enhanced performance dynamic evaluation circuit by combining precharge and delayed keeper
Grant 9,396,303 - Aipperspach , et al. July 19, 2
2016-07-19
Implementing Enhanced Performance Dynamic Evaluation Circuit By Combining Precharge And Delayed Keeper
App 20160180004 - Aipperspach; Anthony G. ;   et al.
2016-06-23
Implementing Enhanced Performance Dynamic Evaluation Circuit By Combining Precharge And Delayed Keeper
App 20160180009 - Aipperspach; Anthony G. ;   et al.
2016-06-23
Level-shifting Latch
App 20160182053 - Aipperspach; Anthony G. ;   et al.
2016-06-23
Level-shifting Latch
App 20160182052 - Aipperspach; Anthony G. ;   et al.
2016-06-23
Variable Impedance Driver For Resonant Clock Networks
App 20150002204 - Aipperspach; Anthony G. ;   et al.
2015-01-01
Implementing low power, single master-slave elastic buffer
Grant 8,643,421 - Aipperspach , et al. February 4, 2
2014-02-04
Implementing integrated circuit mixed double density and high performance wire structure
Grant 8,513,815 - Aipperspach , et al. August 20, 2
2013-08-20
Implementing Integrated Circuit Mixed Double Density And High Performance Wire Structure
App 20130020712 - Aipperspach; Anthony G. ;   et al.
2013-01-24
Methods and apparatus for testing a memory
Grant 7,562,267 - Aipperspach , et al. July 14, 2
2009-07-14
Techniques for Selecting a Voltage Source From Multiple Voltage Sources
App 20090102289 - Aipperspach; Anthony G. ;   et al.
2009-04-23
Apparatus and methods for predicting and/or calibrating memory yields
Grant 7,506,282 - Adams , et al. March 17, 2
2009-03-17
Delay Mechanism for Unbalanced Read/Write Paths in Domino SRAM Arrays
App 20080117709 - Adams; Chad A. ;   et al.
2008-05-22
Methods and apparatus for accessing memory
Grant 7,239,559 - Adams , et al. July 3, 2
2007-07-03
Glitch protect valid cell and method for maintaining a desired state value
Grant 7,224,594 - Behrends , et al. May 29, 2
2007-05-29
Apparatus and methods for predicting and/or calibrating memory yields
App 20070044049 - Adams; Chad A. ;   et al.
2007-02-22
Glitch protect valid cell and method for maintaining a desired state value
App 20070019454 - Behrends; Derick G. ;   et al.
2007-01-25
Methods and apparatus for accessing memory
App 20060250842 - Adams; Chad A. ;   et al.
2006-11-09
Methods and apparatus for testing a memory
App 20060156091 - Aipperspach; Anthony G. ;   et al.
2006-07-13
System and method for detecting multiple data bit errors in memory
App 20050066253 - Aipperspach, Anthony G. ;   et al.
2005-03-24
Dual array read port functionality from a one port SRAM
Grant 6,868,033 - Luick , et al. March 15, 2
2005-03-15
Dual array read port functionality from a one port SRAM
App 20040017727 - Luick, David A. ;   et al.
2004-01-29
Dual-port array with storage redundancy having a cross-write operation
Grant 5,359,557 - Aipperspach , et al. October 25, 1
1994-10-25
Porous circuit macro for semiconductor integrated circuits
Grant 4,910,574 - Aipperspach , et al. March 20, 1
1990-03-20
Macro structural arrangement and method for generating macros for VLSI semiconductor circuit devices
Grant 4,849,904 - Aipperspach , et al. July 18, 1
1989-07-18
Semiconductor static read/write memory having an additional read-only capability
Grant 4,618,943 - Aipperspach , et al. October 21, 1
1986-10-21

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed