Ahanin; Bahram
Patent Applications and Registrations
Patent applications and USPTO patent grants for Ahanin; Bahram.The latest application filed is for "programmable logic array integrated circuits".
- Ahanin; Bahram - Cupertino CA
- Ahanin; Bahram - San Francisco CA
| Patent | Date |
|---|---|
| Programmable logic array integrated circuits Grant 6,897,679 - Cliff , et al. May 24, 2 | 2005-05-24 |
| Variable depth and width memory device Grant RE38,651 - Sung , et al. November 9, 2 | 2004-11-09 |
| Programmable logic array integrated circuits Grant 6,759,870 - Cliff , et al. July 6, 2 | 2004-07-06 |
| Programmable logic array integrated circuits App 20040066212 - Cliff, Richard G. ; et al. | 2004-04-08 |
| Programmable logic array integrated circuits App 20030128052 - Cliff, Richard G. ; et al. | 2003-07-10 |
| Programmable logic array integrated circuits App 20020130681 - Cliff, Richard G. ; et al. | 2002-09-19 |
| Programmable logic array integrated circuits Grant 6,134,173 - Cliff , et al. October 17, 2 | 2000-10-17 |
| Programmable logic array integrated circuits Grant 6,064,599 - Cliff , et al. May 16, 2 | 2000-05-16 |
| Programmable logic array integrated circuits Grant 6,028,808 - Cliff , et al. February 22, 2 | 2000-02-22 |
| Programmable logic array devices with interconnect lines of various lengths Grant 5,900,743 - McClintock , et al. May 4, 1 | 1999-05-04 |
| Programmable logic array integrated circuits Grant 5,883,850 - Lee , et al. March 16, 1 | 1999-03-16 |
| Programmable logic array integrated circuits Grant 5,848,005 - Cliff , et al. December 8, 1 | 1998-12-08 |
| Programmable logic array integrated circuits Grant 5,838,628 - Cliff , et al. November 17, 1 | 1998-11-17 |
| Programmable logic array integrated circuits Grant 5,828,229 - Cliff , et al. October 27, 1 | 1998-10-27 |
| Programmable logic array integrated circuits Grant 5,812,479 - Cliff , et al. September 22, 1 | 1998-09-22 |
| Programmable logic array integrated circuits Grant 5,764,583 - Cliff , et al. June 9, 1 | 1998-06-09 |
| Programmable logic array integrated circuits Grant 5,668,771 - Cliff , et al. September 16, 1 | 1997-09-16 |
| Programmable logic array integrated circuits Grant 5,550,782 - Cliff , et al. August 27, 1 | 1996-08-27 |
| Programmable logic array devices with interconnect lines of various lengths Grant 5,543,732 - McClintock , et al. August 6, 1 | 1996-08-06 |
| Programmable logic array with local and global conductors Grant 5,485,103 - Pedersen , et al. January 16, 1 | 1996-01-16 |
| Programmable logic device having fast programmable logic array blocks and a central global interconnect array Grant 5,473,266 - Ahanin , et al. December 5, 1 | 1995-12-05 |
| PLD with selective inputs from local and global conductors Grant 5,444,394 - Watson , et al. August 22, 1 | 1995-08-22 |
| Programmable logic device with multiplexer-based programmable interconnections Grant 5,376,844 - Pedersen , et al. * December 27, 1 | 1994-12-27 |
| Apparatus for facilitating scan testing of asynchronous logic circuitry Grant 5,285,153 - Ahanin , et al. February 8, 1 | 1994-02-08 |
| Programmable logic array having local and long distance conductors Grant 5,260,611 - Cliff , et al. November 9, 1 | 1993-11-09 |
| Programmable logic element interconnections for programmable logic array integrated circuits Grant 5,260,610 - Pedersen , et al. November 9, 1 | 1993-11-09 |
| Programmable logic array integrated circuits with cascade connections between logic modules Grant 5,258,668 - Cliff , et al. November 2, 1 | 1993-11-02 |
| Methods and apparatus for facilitating scan testing of asynchronous logic circuitry Grant 5,166,604 - Ahanin , et al. November 24, 1 | 1992-11-24 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.
| 