loadpatents
Patent applications and USPTO patent grants for Agarwal; Sapan.The latest application filed is for "memory access system".
Patent | Date |
---|---|
Two-terminal electronic charge resistance switching device Grant 10,950,790 - Marinella , et al. March 16, 2 | 2021-03-16 |
Mixed core processor unit Grant 10,776,684 - Agarwal , et al. Sept | 2020-09-15 |
Memory access system Grant 10,649,663 - James , et al. | 2020-05-12 |
Ionic floating-gate memory device Grant 10,497,866 - Fuller , et al. De | 2019-12-03 |
Circuit arrangement and technique for setting matrix values in three-terminal memory cells Grant 10,489,483 - Marinella , et al. Nov | 2019-11-26 |
Tunable ionic electronic transistor Grant 10,429,343 - Talin , et al. October 1, 2 | 2019-10-01 |
Memory Access System App 20190034358 - James; Conrad D. ;   et al. | 2019-01-31 |
Compensating for parasitic voltage drops in circuit arrays Grant 10,043,855 - Agarwal , et al. August 7, 2 | 2018-08-07 |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.