loadpatents
name:-0.075882196426392
name:-0.059278964996338
name:-0.038335800170898
ADUSUMILLI; Siva P. Patent Filings

ADUSUMILLI; Siva P.

Patent Applications and Registrations

Patent applications and USPTO patent grants for ADUSUMILLI; Siva P..The latest application filed is for "photodetectors used with broadband signal".

Company Profile
37.48.68
  • ADUSUMILLI; Siva P. - South Burlington VT
  • ADUSUMILLI; Siva P. - Burlington VT
*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.
Patent Activity
PatentDate
Photodetectors Used With Broadband Signal
App 20220293811 - ADUSUMILLI; Siva P. ;   et al.
2022-09-15
Polysilicon resistor with continuous u-shaped polysilicon resistor elements and related method
Grant 11,444,149 - Adusumilli , et al. September 13, 2
2022-09-13
Anti-tamper x-ray blocking package
Grant 11,437,329 - Kantarovsky , et al. September 6, 2
2022-09-06
Polysilicon Resistor With Continuous U-shaped Polysilicon Resistor Elements And Related Method
App 20220271116 - Adusumilli; Siva P. ;   et al.
2022-08-25
Waveguide with attenuator
Grant 11,422,303 - Levy , et al. August 23, 2
2022-08-23
Transistor With Embedded Isolation Layer In Bulk Substrate
App 20220262900 - RANA; Uzma ;   et al.
2022-08-18
Integrated Circuit Structure And Method For Bipolar Transistor Stack Within Substrate
App 20220254774 - Rana; Uzma B. ;   et al.
2022-08-11
Oxidized cavity structures within and under semiconductor devices
Grant 11,410,872 - Adusumilli , et al. August 9, 2
2022-08-09
Airgap Structures In Auto-doped Region Under One Or More Transistors
App 20220238646 - LEVY; Mark D. ;   et al.
2022-07-28
Semiconductor Structure Having A Thermal Shunt Below A Metallization Layer And Integration Schemes
App 20220238409 - HAZBUN; RAMSEY ;   et al.
2022-07-28
Structure Providing Poly-resistor Under Shallow Trench Isolation And Above High Resistivity Polysilicon Layer
App 20220238631 - Zierak; Michael J. ;   et al.
2022-07-28
Transistor With Multi-level Self-aligned Gate And Source/drain Terminals And Methods
App 20220223694 - Kantarovsky; Johnatan A. ;   et al.
2022-07-14
Transistor with embedded isolation layer in bulk substrate
Grant 11,380,759 - Rana , et al. July 5, 2
2022-07-05
Method and related structure to authenticate integrated circuit with authentication film
Grant 11,380,622 - Jain , et al. July 5, 2
2022-07-05
Ultralow-k Dielectric-gap Wrapped Contacts And Method
App 20220189818 - Al-Amoody; Fuad H. ;   et al.
2022-06-16
Heat Spreading Isolation Structure For Semiconductor Devices
App 20220189821 - Levy; Mark D. ;   et al.
2022-06-16
Semiconductor Structure With In-device High Resistivity Polycrystalline Semiconductor Element And Method
App 20220181501 - Adusumilli; Siva P. ;   et al.
2022-06-09
Waveguide With Attenuator
App 20220171123 - LEVY; Mark D. ;   et al.
2022-06-02
Implanted Isolation For Device Integration On A Common Substrate
App 20220173233 - Adusumilli; Siva P. ;   et al.
2022-06-02
Airgap Isolation Structures
App 20220173211 - CUCCI; Brett T. ;   et al.
2022-06-02
Method And Related Structure To Authenticate Integrated Circuit With Authentication Film
App 20220165676 - Jain; Vibhor ;   et al.
2022-05-26
Symmetric Arrangement Of Field Plates In Semiconductor Devices
App 20220165853 - KANTAROVSKY; JOHNATAN AVRAHAM ;   et al.
2022-05-26
Photodetector Array With Diffraction Gratings Having Different Pitches
App 20220155535 - Bian; Yusheng ;   et al.
2022-05-19
Grating Couplers Integrated With One Or More Airgaps
App 20220137292 - BIAN; Yusheng ;   et al.
2022-05-05
Grating couplers integrated with one or more airgaps
Grant 11,320,589 - Bian , et al. May 3, 2
2022-05-03
Buried damage layers for electrical isolation
Grant 11,322,357 - Adusumilli , et al. May 3, 2
2022-05-03
Avalanche photodiode
Grant 11,322,639 - Levy , et al. May 3, 2
2022-05-03
Symmetric arrangement of field plates in semiconductor devices
Grant 11,316,019 - Kantarovsky , et al. April 26, 2
2022-04-26
Photodiode and/or PIN diode structures
Grant 11,316,064 - Adusumilli , et al. April 26, 2
2022-04-26
DEVICE INTEGRATION SCHEMES LEVERAGING A BULK SEMICONDUCTOR SUBSTRATE HAVING A <111> CRYSTAL ORIENTATION
App 20220122963 - Levy; Mark ;   et al.
2022-04-21
Anti-tamper X-ray Blocking Package
App 20220115329 - KANTAROVSKY; Johnatan A. ;   et al.
2022-04-14
Substrate With A Buried Conductor Under An Active Region For Enhanced Thermal Conductivity And Rf Shielding
App 20220108951 - ADUSUMILLI; SIVA P. ;   et al.
2022-04-07
Structure Including Polycrystalline Resistor With Dopant-including Polycrystalline Region Thereunder
App 20220102480 - Ngu; Yves T. ;   et al.
2022-03-31
Semiconductor Structures With Body Contact Regions Embedded In Polycrystalline Semiconductor Material
App 20220093744 - Shank; Steven M. ;   et al.
2022-03-24
Semiconductor On Insulator Wafer With Cavity Structures
App 20220093731 - STAMPER; Anthony K. ;   et al.
2022-03-24
Bulk semiconductor structure with a multi-level polycrystalline semiconductor region and method
Grant 11,282,740 - Adusumilli , et al. March 22, 2
2022-03-22
Wafer With Localized Semiconductor On Insulator Regions With Cavity Structures
App 20220068975 - ADUSUMILLI; Siva P. ;   et al.
2022-03-03
Isolation trenches augmented with a trap-rich layer
Grant 11,264,457 - Levy , et al. March 1, 2
2022-03-01
Structure With Polycrystalline Active Region Fill Shape(s), And Related Method
App 20220052205 - Levy; Mark D. ;   et al.
2022-02-17
Bulk Semiconductor Structure With A Multi-level Polycrystalline Semiconductor Region And Method
App 20220051929 - Adusumilli; Siva P. ;   et al.
2022-02-17
Symmetric Arrangement Of Field Plates In Semiconductor Devices
App 20220037482 - KANTAROVSKY; JOHNATAN AVRAHAM ;   et al.
2022-02-03
Transistor With Embedded Isolation Layer In Bulk Substrate
App 20220028971 - RANA; Uzma ;   et al.
2022-01-27
Photodiode And/or Pin Diode Structures
App 20220029032 - LEVY; Mark D. ;   et al.
2022-01-27
Iii-v Compound Semiconductor Layer Stacks With Electrical Isolation Provided By A Trap-rich Layer
App 20220029000 - Stamper; Anthony K. ;   et al.
2022-01-27
Vertically Stacked Field Effect Transistors
App 20220028992 - STAMPER; Anthony K. ;   et al.
2022-01-27
Photodiode And/or Pin Diode Structures
App 20210391489 - LEVY; Mark D. ;   et al.
2021-12-16
Epitaxial growth constrained by a template
Grant 11,195,715 - Adusumilli , et al. December 7, 2
2021-12-07
Photodiode And/or Pin Diode Structures
App 20210376180 - ADUSUMILLI; Siva P. ;   et al.
2021-12-02
Vertically stacked field effect transistors
Grant 11,183,514 - Stamper , et al. November 23, 2
2021-11-23
Photodetector With Reflector With Air Gap Adjacent Photodetecting Region
App 20210351306 - Adusumilli; Siva P. ;   et al.
2021-11-11
Active attack prevention for secure integrated circuits using latchup sensitive diode circuit
Grant 11,171,095 - Jain , et al. November 9, 2
2021-11-09
Fin-type field-effect transistors over one or more buried polycrystalline layers
Grant 11,164,867 - Adusumilli , et al. November 2, 2
2021-11-02
Active Attack Prevention For Secure Integrated Circuits Using Latchup Sensitive Diode Circuit
App 20210335731 - JAIN; Vibhor ;   et al.
2021-10-28
Multi-depth regions of high resistivity in a semiconductor substrate
Grant 11,158,535 - Shank , et al. October 26, 2
2021-10-26
Photodetector with reflector with air gap adjacent photodetecting region
Grant 11,152,520 - Adusumilli , et al. October 19, 2
2021-10-19
Structure with polycrystalline isolation region below polycrystalline fill shape(s) and selective active device(s), and related method
Grant 11,152,394 - Levy , et al. October 19, 2
2021-10-19
Avalanche Photodiode
App 20210320217 - LEVY; Mark D. ;   et al.
2021-10-14
Photodetector With Buried Airgap Reflectors
App 20210313373 - ADUSUMILLI; Siva P. ;   et al.
2021-10-07
Epitaxial Growth Constrained By A Template
App 20210296122 - Adusumilli; Siva P. ;   et al.
2021-09-23
Heterojunction bipolar transistors with one or more sealed airgap
Grant 11,127,816 - Adusumilli , et al. September 21, 2
2021-09-21
Semiconductor Structure With Semiconductor-on-insulator Region And Method
App 20210287902 - Hazbun; Ramsey ;   et al.
2021-09-16
Active x-ray attack prevention device
Grant 11,121,097 - Jain , et al. September 14, 2
2021-09-14
Buried Damage Layers For Electrical Isolation
App 20210272812 - Adusumilli; Siva P. ;   et al.
2021-09-02
Sealed cavity structures with a planar surface
Grant 11,107,884 - Adusumilli , et al. August 31, 2
2021-08-31
Heterojunction Bipolar Transistors With One Or More Sealed Airgap
App 20210257454 - ADUSUMILLI; Siva P. ;   et al.
2021-08-19
Field-effect transistors with vertically-serpentine gates
Grant 11,081,561 - Shank , et al. August 3, 2
2021-08-03
Cavity formation within and under semiconductor devices
Grant 11,056,382 - Adusumilli , et al. July 6, 2
2021-07-06
Silicon Photonic Components Fabricated Using A Bulk Substrate
App 20210132461 - Jain; Vibhor ;   et al.
2021-05-06
Silicon photonic components fabricated using a bulk substrate
Grant 10,983,412 - Jain , et al. April 20, 2
2021-04-20
Multi-depth Regions Of High Resistivity In A Semiconductor Substrate
App 20210111063 - Shank; Steven M. ;   et al.
2021-04-15
Bulk Substrates With A Self-aligned Buried Polycrystalline Layer
App 20210074577 - Shank; Steven M. ;   et al.
2021-03-11
Vertically Stacked Field Effect Transistors
App 20210074730 - STAMPER; Anthony K. ;   et al.
2021-03-11
Cavity structures under shallow trench isolation regions
Grant 10,923,577 - Kantarovsky , et al. February 16, 2
2021-02-16
Fin-type Field-effect Transistors Over One Or More Buried Polycrystalline Layers
App 20210043624 - Adusumilli; Siva P. ;   et al.
2021-02-11
Neuromorphic circuit structure and method to form same
Grant 10,909,443 - Nowak , et al. February 2, 2
2021-02-02
Method of forming an integrated circuit (IC) with shallow trench isolation (STI) regions and the resulting IC structure
Grant 10,903,207 - Stamper , et al. January 26, 2
2021-01-26
Radio frequency switches with air gap structures
Grant 10,903,316 - Stamper , et al. January 26, 2
2021-01-26
Field-effect Transistors With Vertically-serpentine Gates
App 20200357892 - Shank; Steven M. ;   et al.
2020-11-12
Heterojunction Bipolar Transistors Having Bases With Different Elevations
App 20200357796 - Adusumilli; Siva P. ;   et al.
2020-11-12
Field-effect Transistors With Laterally-serpentine Gates
App 20200357889 - Stamper; Anthony K. ;   et al.
2020-11-12
Heterojunction bipolar transistors having bases with different elevations
Grant 10,833,072 - Adusumilli , et al. November 10, 2
2020-11-10
Interlayer ballistic transport semiconductor devices
Grant 10,833,183 - Dillon , et al. November 10, 2
2020-11-10
Bulk substrates with a self-aligned buried polycrystalline layer
Grant 10,832,940 - Shank , et al. November 10, 2
2020-11-10
Field-effect transistors with laterally-serpentine gates
Grant 10,818,763 - Stamper , et al. October 27, 2
2020-10-27
Through-silicon vias for heterogeneous integration of semiconductor device structures
Grant 10,770,374 - Adusumilli , et al. Sep
2020-09-08
Neuromorphic Circuit Structure And Method To Form Same
App 20200272880 - Nowak; Edward J. ;   et al.
2020-08-27
Through-silicon Vias For Heterogeneous Integration Of Semiconductor Device Structures
App 20200235038 - ADUSUMILLI; Siva P. ;   et al.
2020-07-23
Cavity Structures Under Shallow Trench Isolation Regions
App 20200219760 - KANTAROVSKY; Johnatan A. ;   et al.
2020-07-09
Oxidized Cavity Structures Within And Under Semiconductor Devices
App 20200176304 - ADUSUMILLI; Siva P. ;   et al.
2020-06-04
Substrates With Self-aligned Buried Dielectric And Polycrystalline Layers
App 20200176589 - Adusumilli; Siva P. ;   et al.
2020-06-04
Substrates with self-aligned buried dielectric and polycrystalline layers
Grant 10,651,281 - Adusumilli , et al.
2020-05-12
Interlayer Ballistic Transport Semiconductor Devices
App 20200144404 - Dillon; Joshua ;   et al.
2020-05-07
Sealed cavity structures with non-planar surface features to induce stress
Grant 10,580,893 - Adusumilli , et al.
2020-03-03
Radio Frequency Switches With Air Gap Structures
App 20200013855 - STAMPER; Anthony K. ;   et al.
2020-01-09
Sealed Cavity Structures With A Planar Surface
App 20190363160 - ADUSUMILLI; Siva P. ;   et al.
2019-11-28
Electro-optic modulator with vertically-arranged optical paths
Grant 10,466,514 - Shank , et al. No
2019-11-05
Radio frequency switches with air gap structures
Grant 10,461,152 - Stamper , et al. Oc
2019-10-29
Sealed cavity structures with a planar surface
Grant 10,446,643 - Adusumilli , et al. Oc
2019-10-15
Sealed Cavity Structures With Non-planar Surface Features To Induce Stress
App 20190312142 - ADUSUMILLI; Siva P. ;   et al.
2019-10-10
Bulk Substrates With A Self-aligned Buried Polycrystalline Layer
App 20190295881 - Shank; Steven M. ;   et al.
2019-09-26
Cavity Formation Within And Under Semiconductor Devices
App 20190287847 - Adusumilli; Siva P. ;   et al.
2019-09-19
Semiconductor device with airgap spacer for transistor and related method
Grant 10,411,107 - Schutz , et al. Sept
2019-09-10
Waveguides With Multiple-level Airgaps
App 20190265406 - Shank; Steven M. ;   et al.
2019-08-29
Waveguides with multiple-level airgaps
Grant 10,393,960 - Shank , et al. A
2019-08-27
Sealed Cavity Structures With A Planar Surface
App 20190229185 - ADUSUMILLI; Siva P. ;   et al.
2019-07-25
Method Of Forming An Integrated Circuit (ic) With Shallow Trench Isolation (sti) Regions And The Resulting Ic Structure
App 20190172846 - Stamper; Anthony K. ;   et al.
2019-06-06
Method of forming an integrated circuit (IC) with hallow trench isolation (STI) regions and the resulting IC structure
Grant 10,263,013 - Stamper , et al.
2019-04-16
Semiconductor Device With Airgap Spacer For Transistor And Related Method
App 20190074364 - Schutz; Laura J. ;   et al.
2019-03-07
Vertical field effect transistor formation with critical dimension control
Grant 10,217,846 - Xie , et al. Feb
2019-02-26
Bulk substrates with a self-aligned buried polycrystalline layer
Grant 10,192,779 - Shank , et al. Ja
2019-01-29
Radio Frequency Switches With Air Gap Structures
App 20190013382 - STAMPER; Anthony K. ;   et al.
2019-01-10
Shallow trench isolation formation without planarization
Grant 10,163,679 - Adusumilli , et al. Dec
2018-12-25
Waveguides with multiple airgaps arranged in and over a silicon-on-insulator substrate
Grant 10,156,676 - Shank , et al. Dec
2018-12-18
Shallow Trench Isolation Formation Without Planarization
App 20180350659 - Adusumilli; Siva P. ;   et al.
2018-12-06
Method Of Forming An Integrated Circuit (ic) With Shallow Trench Isolation (sti) Regions And The Resulting Ic Structure
App 20180247956 - STAMPER; ANTHONY K. ;   et al.
2018-08-30
Methods of forming an isolated nano-sheet transistor device and the resulting device
Grant 9,984,936 - Xie , et al. May 29, 2
2018-05-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.

© 2024 USPTO.report | Privacy Policy | Resources | RSS Feed of Trademarks | Trademark Filings Twitter Feed