Adam; Lahir Shaik

Patent Applications and Registrations

Patent applications and USPTO patent grants for Adam; Lahir Shaik.The latest application filed is for "stress memorization process improvement for improved technology performance".

Company Profile

0.6.7

Adam; Lahir Shaik - Wappingers Falls NY US
Adam; Lahir Shaik - Yorktown Heights NY
ADAM; Lahir Shaik - Plano TX

*profile and listings may contain filings by different individuals or companies with the same name. Review application materials to confirm ownership/assignment.

Patent Activity

Patent	Date
Fabrication of CMOS transistors having differentially stressed spacers Grant 8,372,705 - Adam , et al. February 12, 2	2013-02-12
Stress Memorization Process Improvement For Improved Technology Performance App 20120086071 - Adam; Lahir Shaik ; et al.	2012-04-12
Semiconductor Device Having a Strain Inducing Sidewall Spacer and a Method of Manufacture Therefor App 20100270622 - NANDAKUMAR; Mahalingam ; et al.	2010-10-28
Implantation of carbon and/or fluorine in NMOS fabrication Grant 7,557,022 - Nandakumar , et al. July 7, 2	2009-07-07
Implantation of carbon and/or fluorine in NMOS fabrication App 20070287274 - Nandakumar; Mahalingam ; et al.	2007-12-13
Tri-gate low power device and method for manufacturing the same Grant 7,274,046 - Adam , et al. September 25, 2	2007-09-25
Semiconductor Device Having A Strain Inducing Sidewall Spacer And A Method Of Manufacture Therefor App 20070196991 - Nandakumar; Mahalingam ; et al.	2007-08-23
Method to strain NMOS devices while mitigating dopant diffusion for PMOS using a capped poly layer Grant 7,211,481 - Mehrotra , et al. May 1, 2	2007-05-01
Tri-gate low power device and method for manufacturing the same Grant 7,141,480 - Adam , et al. November 28, 2	2006-11-28
Method to strain NMOS devices while mitigating dopant diffusion for PMOS using a capped poly layer App 20060189048 - Mehrotra; Manoj ; et al.	2006-08-24
Tri-gate low power device and method for manufacturing the same App 20050227439 - Adam, Lahir Shaik ; et al.	2005-10-13
Tri-gate low power device and method for manufacturing the same App 20050215022 - Adam, Lahir Shaik ; et al.	2005-09-29

uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.

While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.

All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.