Patent applications and USPTO patent grants for Achronix Semiconductor Corporation.The latest application filed is for "processing of ethernet packets at a programmable integrated circuit".
Patent | Date |
---|---|
Processing Of Ethernet Packets At A Programmable Integrated Circuit App 20220253401 - Orthner; Kent ;   et al. | 2022-08-11 |
Noise-independent loss characterization of networks Grant 11,397,204 - Dsilva , et al. July 26, 2 | 2022-07-26 |
Cascade Communications Between Fpga Tiles App 20220214990 - Pugh; Daniel ;   et al. | 2022-07-07 |
Adder Circuit Using Lookup Tables App 20220206758 - LaFrieda; Christopher ;   et al. | 2022-06-30 |
Capacitive Compensation for Vertical Interconnect Accesses App 20220201857 - Dsilva; Hansel Desmond ;   et al. | 2022-06-23 |
Processing of ethernet packets at a programmable integrated circuit Grant 11,341,084 - Orthner , et al. May 24, 2 | 2022-05-24 |
Capacitive compensation for vertical interconnect accesses Grant 11,324,119 - Dsilva , et al. May 3, 2 | 2022-05-03 |
Multiple Mode Arithmetic Circuit App 20220129244 - Pugh; Daniel ;   et al. | 2022-04-28 |
Capacitive Compensation for Vertical Interconnect Accesses App 20220132663 - Dsilva; Hansel Desmond ;   et al. | 2022-04-28 |
Cascade communications between FPGA tiles Grant 11,288,220 - Pugh , et al. March 29, 2 | 2022-03-29 |
Multiple mode arithmetic circuit Grant 11,256,476 - Pugh , et al. February 22, 2 | 2022-02-22 |
Wide Elastic Buffer App 20210367908 - Sharma; Naresh ;   et al. | 2021-11-25 |
Processing Of Ethernet Packets At A Programmable Integrated Circuit App 20210182233 - Orthner; Kent ;   et al. | 2021-06-17 |
Noise-independent Loss Characterization Of Networks App 20210156897 - Dsilva; Hansel Desmond ;   et al. | 2021-05-27 |
Cascade Communications Between Fpga Tiles App 20210117356 - Pugh; Daniel ;   et al. | 2021-04-22 |
Processing of ethernet packets at a programmable integrated circuit Grant 10,970,248 - Orthner , et al. April 6, 2 | 2021-04-06 |
Efficient FPGA multipliers Grant 10,963,221 - Pugh , et al. March 30, 2 | 2021-03-30 |
Flexible routing of network data within a programmable integrated circuit Grant 10,936,525 - Orthner , et al. March 2, 2 | 2021-03-02 |
Multiple Mode Arithmetic Circuit App 20210042087 - Pugh; Daniel ;   et al. | 2021-02-11 |
Fused Memory And Arithmetic Circuit App 20200373925 - Pugh; Daniel ;   et al. | 2020-11-26 |
Embedded FPGA timing sign-off Grant 10,831,959 - Varma , et al. November 10, 2 | 2020-11-10 |
Embedded Fpga Timing Sign-off App 20200311219 - Varma; Namit ;   et al. | 2020-10-01 |
Fused memory and arithmetic circuit Grant 10,790,830 - Pugh , et al. September 29, 2 | 2020-09-29 |
Reconfigurable programmable integrated circuit with on-chip network Grant 10,707,875 - Orthner , et al. | 2020-07-07 |
Efficient Fpga Multipliers App 20200195951 - Pugh; Daniel ;   et al. | 2020-06-18 |
Efficient FPGA multipliers Grant 10,656,915 - Pugh , et al. | 2020-05-19 |
On-chip network in programmable integrated circuit Grant 10,608,640 - Orthner , et al. | 2020-03-31 |
Efficient Fpga Multipliers App 20200019375 - Pugh; Daniel ;   et al. | 2020-01-16 |
Asynchronous pipelined interconnect architecture with fanout support Grant 9,344,385 - Ekanayake , et al. May 17, 2 | 2016-05-17 |
Asynchronous Pipelined Interconnect Architecture With Fanout Support App 20150229589 - Manohar; Rajit ;   et al. | 2015-08-13 |
Asynchronous pipelined interconnect architecture with fanout support Grant 8,964,795 - Manohar , et al. February 24, 2 | 2015-02-24 |
Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics Grant 8,949,759 - Manohar , et al. February 3, 2 | 2015-02-03 |
Hierarchical global clock tree Grant 8,933,734 - Sunkavalli , et al. January 13, 2 | 2015-01-13 |
Hierarchical Global Clock Tree App 20140201560 - Sunkavalli; Ravi ;   et al. | 2014-07-17 |
Reconfigurable Logic Fabrics For Integrated Circuits And Systems And Methods For Configuring Reconfigurable Logic Fabrics App 20140137064 - Manohar; Rajit ;   et al. | 2014-05-15 |
Asychronous system analysis Grant 8,661,378 - Manohar , et al. February 25, 2 | 2014-02-25 |
Hierarchical global clock tree Grant 8,638,138 - Sunkavalli , et al. January 28, 2 | 2014-01-28 |
One phase logic Grant 8,593,176 - Nijssen , et al. November 26, 2 | 2013-11-26 |
Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics Grant 8,575,959 - Manohar , et al. November 5, 2 | 2013-11-05 |
Automated conversion of synchronous to asynchronous circuit design representations Grant 8,453,079 - Manohar May 28, 2 | 2013-05-28 |
Reset mechanism conversion Grant 8,443,315 - Manohar , et al. May 14, 2 | 2013-05-14 |
Converting a synchronous circuit design into an asynchronous design Grant 8,375,339 - Manohar February 12, 2 | 2013-02-12 |
Reset signal distribution Grant 8,305,124 - Kurlagunda , et al. November 6, 2 | 2012-11-06 |
Multi-clock asynchronous logic circuits Grant 8,301,933 - Manohar , et al. October 30, 2 | 2012-10-30 |
Programmable crossbar structures in asynchronous systems Grant 8,300,635 - Ekanayake , et al. October 30, 2 | 2012-10-30 |
Token enhanced asynchronous conversion of synchonous circuits Grant 8,234,607 - Ekanayake , et al. July 31, 2 | 2012-07-31 |
Source-synchronous clocking Grant 8,228,101 - Nimaiyar , et al. July 24, 2 | 2012-07-24 |
Fault tolerant asynchronous circuits Grant 8,222,915 - Manohar , et al. July 17, 2 | 2012-07-17 |
Non-predicated to predicated conversion of asynchronous representations Grant 8,191,019 - Manohar , et al. May 29, 2 | 2012-05-29 |
Reset mechanism conversion Grant 8,161,435 - Manohar , et al. April 17, 2 | 2012-04-17 |
Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics Grant 8,125,242 - Manohar , et al. February 28, 2 | 2012-02-28 |
One phase logic Grant 8,106,683 - Nijssen , et al. January 31, 2 | 2012-01-31 |
Logic performance in cyclic structures Grant 8,104,004 - Paul , et al. January 24, 2 | 2012-01-24 |
Asynchronous conversion circuitry apparatus, systems, and methods Grant 8,078,899 - Manohar , et al. December 13, 2 | 2011-12-13 |
One Phase Logic App 20110298495 - Nijssen; Raymond ;   et al. | 2011-12-08 |
Reset signal distribution Grant 8,072,250 - Kurlagunda , et al. December 6, 2 | 2011-12-06 |
Fault tolerant asynchronous circuits Grant 8,004,877 - Manohar , et al. August 23, 2 | 2011-08-23 |
Asynchronous circuit representation of synchronous circuit with asynchronous inputs Grant 7,982,502 - Manohar , et al. July 19, 2 | 2011-07-19 |
Reconfigurable Logic Fabrics For Integrated Circuits And Systems And Methods For Configuring Reconfigurable Logic Fabrics App 20110169524 - Manohar; Rajit ;   et al. | 2011-07-14 |
Asynchronous Conversion Circuitry Apparatus, Systems, And Methods App 20110130171 - Manohar; Rajit ;   et al. | 2011-06-02 |
One phase logic Grant 7,932,746 - Nijssen , et al. April 26, 2 | 2011-04-26 |
Asynchronous conversion circuitry apparatus, systems, and methods Grant 7,900,078 - Manohar , et al. March 1, 2 | 2011-03-01 |
Reconfigurable logic fabrics for integrated circuits and systems and methods for configuring reconfigurable logic fabrics Grant 7,880,499 - Manohar , et al. February 1, 2 | 2011-02-01 |
Synchronous To Asynchronous Logic Conversion App 20100205571 - Manohar; Rajit ;   et al. | 2010-08-12 |
Fault tolerant asynchronous circuits Grant 7,741,864 - Manohar , et al. June 22, 2 | 2010-06-22 |
Synchronous to asynchronous logic conversion Grant 7,739,628 - Manohar , et al. June 15, 2 | 2010-06-15 |
Converting A Synchronous Circuit Design Into An Asynchronous Design App 20100005431 - Manohar; Rajit | 2010-01-07 |
Automated Conversion Of Synchronous To Asynchronous Circuit Design Representations App 20090319962 - Manohar; Rajit | 2009-12-24 |
Methods and systems for converting a synchronous circuit fabric into an asynchronous dataflow circuit fabric Grant 7,614,029 - Manohar November 3, 2 | 2009-11-03 |
Systems and methods for performing automated conversion of representations of synchronous circuit designs to and from representations of asynchronous circuit designs Grant 7,610,567 - Manohar October 27, 2 | 2009-10-27 |
Fault tolerant asynchronous circuits Grant 7,504,851 - Manohar , et al. March 17, 2 | 2009-03-17 |
Fault tolerant asynchronous circuits Grant 7,505,304 - Manohar , et al. March 17, 2 | 2009-03-17 |
Methods and systems for converting a synchronous circuit fabric into an asynchronous dataflow circuit fabric App 20080168407 - Manohar; Rajit | 2008-07-10 |
Fault Tolerant Asynchronous Circuits App 20070262786 - Manohar; Rajit ;   et al. | 2007-11-15 |
Fault Tolerant Asynchronous Circuits App 20070253240 - Manohar; Rajit ;   et al. | 2007-11-01 |
Systems And Methods For Performing Automated Conversion Of Representations Of Synchronous Circuit Designs To And From Representations Of Asynchronous Circuit Designs App 20070256038 - Manohar; Rajit | 2007-11-01 |
NCAGE Code | 42QR1 | ACHRONIX SEMICONDUCTOR CORPORATION |
CAGE Code | 42QR1 | ACHRONIX SEMICONDUCTOR CORPORATION |
S.A.M. Registration | 42QR1 [150069503] | ACHRONIX SEMICONDUCTOR CORPORATION |
SEC | 0001388951 | ACHRONIX SEMICONDUCTOR CORP of DELAWARE |
uspto.report is an independent third-party trademark research tool that is not affiliated, endorsed, or sponsored by the United States Patent and Trademark Office (USPTO) or any other governmental organization. The information provided by uspto.report is based on publicly available data at the time of writing and is intended for informational purposes only.
While we strive to provide accurate and up-to-date information, we do not guarantee the accuracy, completeness, reliability, or suitability of the information displayed on this site. The use of this site is at your own risk. Any reliance you place on such information is therefore strictly at your own risk.
All official trademark data, including owner information, should be verified by visiting the official USPTO website at www.uspto.gov. This site is not intended to replace professional legal advice and should not be used as a substitute for consulting with a legal professional who is knowledgeable about trademark law.