UNITED STATES PATENT AND TRADEMARK OFFICE
|
SERIAL NO: 76/371158
APPLICANT: PDF Solutions, Inc.
|
|
|
CORRESPONDENT ADDRESS: MARGARET C. MCHUGH, ESQ. TOWNSEND AND TOWNSEND AND CREW LLP TWO EMBARCADERO CENTER, 8TH FLOOR SAN FRANCISCO, CA 94111-3834
|
RETURN ADDRESS: Commissioner for Trademarks 2900 Crystal Drive Arlington, VA 22202-3513 ecom113@uspto.gov
|
|
MARK: YIELD RAMP SIMULATOR
|
|
|
CORRESPONDENT’S REFERENCE/DOCKET NO: 018591-00230
CORRESPONDENT EMAIL ADDRESS:
|
Please provide in all correspondence:
1. Filing date, serial number, mark and applicant's name. 2. Date of this Office Action. 3. Examining Attorney's name and Law Office number. 4. Your telephone number and e-mail address.
|
Serial Number 76/371158
This letter responds to the applicant’s communication filed on December 17, 2002. Please note that all issues not discussed in this office action have been resolved.
Registration was refused under Trademark Act Section 2(e)(1), 15 U.S.C. Section 1052(e)(1), because the subject matter for which registration is sought is merely descriptive of the identified goods. The examining attorney has considered the applicant’s arguments carefully but has found them unpersuasive. Accordingly, for the reasons below, the refusal under Section 2(e)(1) is maintained and made FINAL.
Registration also was refused under Trademark Act Sections 1, 2 and 45, 15 U.S.C. §§1051, 1052 and 1127, because the proposed mark failed to function as a trademark with respect to the International Class 9 goods. The examining attorney has considered the applicant’s arguments and substitute specimen carefully, and found them acceptable. Accordingly, the refusal under Sections 1, 2 and 45 of the Trademark Act is hereby WITHDRAWN.
Argument for Refusal of Registration Under § 2(e)(1)
A mark is merely descriptive under Trademark Act Section 2(e)(1), 15 U.S.C. 1052(e)(1), if it describes an ingredient, quality, characteristic, function, feature, purpose or use of the relevant goods. In re Gyulay, 820 F.2d 1216, 3 USPQ2d 1009 (Fed. Cir. 1987); In re Bed & Breakfast Registry, 791 F.2d 157, 229 USPQ 818 (Fed. Cir. 1986); In re MetPath Inc., 223 USPQ 88 (TTAB 1984); In re Bright‑Crest, Ltd., 204 USPQ 591 (TTAB 1979); TMEP § 1209.01(b).
Furthermore, the examining attorney must consider whether a mark is merely descriptive in relation to the identified goods, not in the abstract. In re Omaha National Corp., 819 F.2d 1117, 2 USPQ2d 1859 (Fed. Cir. 1987); In re Abcor Development Corp., 588 F.2d 811, 200 USPQ 215 (C.C.P.A. 1978); In re Venture Lending Associates, 226 USPQ 285 (TTAB 1985); In re American Greetings Corp., 226 USPQ 365 (TTAB 1985). TMEP §1209.01(b). The fact that a term may have different meanings in another context is not controlling on the question of descriptiveness. In re Bright‑Crest, Ltd., 204 USPQ 591 (TTAB 1979). TMEP §1209.03(e). Moreover, the fact that an applicant may be the first and only user of a merely descriptive or generic designation does not justify registration if the term is merely descriptive. In re National Shooting Sports Foundation, Inc., 219 USPQ 1018 (TTAB 1983). TMEP §1209.03(c).
Here, the applicant is seeking to register the wording YIELD RAMP SIMULATOR for “computer software for improving yields and increasing efficiency in the manufacture of semiconductors and manuals sold as a unit.”
The wording YIELD RAMP is wording of art in the relevant industry. The wording YIELD RAMP is commonly used in the technology industry to refer to the productivity of a semiconductor or chip. The applicant should note the sampling of articles printed from Nexis attached to this office action and attached to the office action dated June 25, 2002, indicating that the wording YIELD RAMP is a term of art in the semiconductor or chip manufacturing industry. Thus, the wording YIELD RAMP is merely descriptive of a function of the applicant’s goods in that the software is used for increasing the yield ramp, or efficiency of semiconductors. The examining attorney notes the applicant concedes that for purposes of this application the wording “yield ramp” describes a purpose or use of its software. (Applicant Response, December 17, 2002 at 2). The word SIMULATOR means “one that simulates, especially an apparatus that generates test conditions approximating actual or operational conditions.”[1] Thus, the word SIMULATOR is merely descriptive of a characteristic, function and use of the applicant’s goods in that the software is used to simulate or generate test conditions so that the yield ramp or efficiency of semiconductors may be determined. The applicant states in its response that the software is used to replicate manufacturing processes so that productivity or yield ramps of integrated circuits can be determined. (Applicant Response, December 17, 2002 at 3). The applicant should note the attached sampling of articles printed from Nexis in which the word SIMULATOR, or a variant thereof, is used to describe a type of software that is used for predicting or testing some attribute of other products or processes. Accordingly, because the proposed mark YIELD RAMP SIMULATOR, in its entirety, is descriptive of functions, uses and characteristics of the applicant’s goods, the refusal under Section 2(e)(1) of the Trademark Act is maintained and made FINAL.
The examining attorney notes the disclaimer of the wording YIELD RAMP in the applicant’s response dated December 17, 2002. Because the entire mark is refused under Section 2(e)(1) of the Trademark Act the disclaimer is unnecessary and should be withdrawn.
Filing Fee Advisory - Fee Increase Effective January 1, 2003
Effective January 1, 2003, the fee for filing an application for trademark registration will be increased to $335.00 per International Class. The USPTO will not accord a filing date to applications that are filed on or after that date that are not accompanied by a minimum of $335.00.
Additionally, the fee for amending an existing application to add an additional class or classes of goods/services will be $335.00 per class for classes added on or after January 1, 2003.
Please note that the only appropriate responses to a final action are either (1) compliance with the outstanding requirements, if feasible, or (2) filing of an appeal to the Trademark Trial and Appeal Board. 37 C.F.R. §2.64(a). If the applicant fails to respond within six months of the mailing date of this refusal, this Office will declare the application abandoned. 37 C.F.R. §2.65(a).
/Stacy B. Wahlberg/
Trademark Attorney
Law Office 113
(703) 308-9113 ext. 206
LO Fax: (703) 746-8113
LO Email: ecom113@uspto.gov
How to respond to this Office Action:
To respond formally using the Office’s Trademark Electronic Application System (TEAS), visit http://www.gov.uspto.report/teas/index.html and follow the instructions.
To respond formally via E-mail, visit http://www.gov.uspto.report/web/trademarks/tmelecresp.htm and follow the instructions.
To respond formally via regular mail, your response should be sent to the mailing Return Address listed above and include the serial number, law office and examining attorney’s name on the upper right corner of each page of your response.
FOR INQUIRIES OR QUESTIONS ABOUT THIS OFFICE ACTION, PLEASE CONTACT THE ASSIGNED EXAMINING ATTORNEY.
sim·u·la·tor
sim·u·la·tor (sîm¹ye-lâ´ter) noun
One that simulates, especially an apparatus that generates test conditions approximating actual or operational conditions.
MAIL-IT REQUESTED: FEBRUARY 25, 2003 10083K
CLIENT: DFHDH
LIBRARY: NEWS
FILE: ALLNWS
YOUR SEARCH REQUEST AT THE TIME THIS MAIL-IT WAS REQUESTED:
YIELD PRE/1 RAMP
NUMBER OF STORIES FOUND WITH YOUR REQUEST THROUGH:
LEVEL 1... 76
LEVEL 1 PRINTED
THE SELECTED STORY NUMBERS:
8-9,11-12,14
DISPLAY FORMAT: 40 VAR KWIC
SEND TO: WAHLBERG, STACY
TRADEMARK LAW LIBRARY
2101 CRYSTAL PLAZA ARC
MAIL BOX 3104
ARLINGTON VIRGINIA 22202-4600
**********************************05727**********************************
Copyright 2002 Reed Business Information US, a division of
Reed Elsevier Inc.
All Rights Reserved
Semiconductor International
November 01, 2002
SECTION: Departments; Movers and Shakers; Pg. 21
LENGTH: 2757 words
HEADLINE: Dave Ring, PHI-Evans President and CEO
BYLINE: Alexander E. Braun
BODY:
... doing that.
SI: Metrology is certainly no longer seen as a non-value-added factor. However, the cost of doing and buying it are sharply rising. What's your perspective on this?
Ring: Metrology, once simply seen as an insurance policy, is now recognized as a key tool in reducing cycle times and accelerating product yield ramps. People are readily prepared to pay for it because, in the end, it saves them money and enhances bottom-line results. The cost of forgoing metrology isn't an option. There can be no process control without it, and processes increasingly need more control.
SI: How does Asia figure in your plans?
Ring: ...
Copyright 2002 Reed Business Information US, a division of
Reed Elsevier Inc.
All Rights Reserved
Semiconductor International
November 01, 2002
SECTION: Technology News; Yield Management; Pg. 38
LENGTH: 123 words
HEADLINE: Partners to Speed Yield Ramping Solutions
BYLINE: Laura Peters, Senior Editor
BODY:
The software division of Electroglas Inc. (EGsoft, San Jose), is partnering with International SEMATECH (ISMT, Austin, Texas), Intel (Santa Clara, Calif.) and Texas A&M University (College Station, Texas) to develop a rapid diagnosis and yield ramp solution designed for logic devices.
Copyright 2002 Reed Business Information US, a division of
Reed Elsevier Inc.
All Rights Reserved
Semiconductor International
October 01, 2002
SECTION: Features; Pg. 83
LENGTH: 1820 words
HEADLINE: Designing for High Product Yield
BYLINE: Dennis Ciplickas, Aniruddha Joshi, Sherry F. Lee and Andrzej J. Strojwas, PDF Solutions Inc., San Jose; Dennis Ciplickas is director of engineering for yield performance modeling at PDF Solutions Inc.Phone: 1-408-280-7900Fax: 1-408-280-7915E-mail: Aniruddha Joshi is a yield consultant at PDF Solutions.E-mail: Sherry Lee is an engagement director at PDF Solutions.E-mail: Andrzej Strojwas is a Joseph F. and Nancy Keithley professor of electrical and computer engineering at Carnegie Mellon University and chief technologist at PDF Solutions.E-mail: .
BODY:
... more on design attributes than on total chip area. By understanding this functional dependence, device designers can design for maximum yield and make accurate yield predictions. We describe a yield impact matrix methodology that combines design attributes and technology characterization data to predict the yield. The methodology has been applied to advanced yield ramps at major semiconductor manufacturers. The circuit designer can use this methodology to ensure high-yielding chips.
Copyright 2002 CMP Media, Inc. All Rights Reserved.
Electronic Buyer's News
September 23, 2002
SECTION: SEMICONDUCTORS; EXECUTIVE COMMENT; Pg. 23
LENGTH: 1022 words
HEADLINE: Product engineering behind the curve -- Industry needs software, standard methodologies
BYLINE: Jeff Teza
BODY:
- Yield ramp: involves making changes necessary to achieve cost goals, including identifying the initial yields and the cause of any unexpected deviations.
- Yield management: monitoring and managing yields to ensure they achieve cost objectives over the chip's lifetime.
All of these functions involve engineering decisions:
- Test program validation/optimization to make sure the right amount of ...
Copyright 2002 Business Wire, Inc.
Business Wire
August 19, 2002, Monday
DISTRIBUTION: Business Editors/High-Tech Writers
LENGTH: 938 words
HEADLINE: Tower Semiconductor Selects PDF Solutions' Yield Enhancement Technology
DATELINE: SAN JOSE, Calif., Aug. 19, 2002
... best-in-class yield and performance of 0.18-micron CMOS process technology at Tower's Fab 2.
The Tower project calls for PDF's technologies to be implemented on a uniquely broad scale, preparing Tower's new Fab 2 process technology to achieve maximum yield from all of its process-modules and to speed yield ramp for a wide range of semiconductor products from multiple customers. By proactively using PDF Solutions' technologies, Tower seeks to avoid typical product-specific yield loss mechanisms that are characteristic of fabrication facilities manufacturing many different products.
"Use of PDF's methodology, Characterization Vehicle(TM) test chips, process analysis software, and yield simulation tools is expected to provide a high level of process flexibility, intelligent customization, accelerated yield ramp, and high-target yields for our Fab 2 customers," said Ron Niv, Manager of Tower's Fab 2.
"We are excited about working with Tower as it allows us to demonstrate the power of PDF's field-proven approach to process-design integration in a much broader context than our work involving a single design ...
MAIL-IT REQUESTED: FEBRUARY 25, 2003 10083K
CLIENT: DFHDH
LIBRARY: NEWS
FILE: ALLNWS
YOUR SEARCH REQUEST AT THE TIME THIS MAIL-IT WAS REQUESTED:
(SOFTWARE W/5 SIMULATOR) W/5 INTEGRATED
NUMBER OF STORIES FOUND WITH YOUR REQUEST THROUGH:
LEVEL 1... 84
LEVEL 1 PRINTED
THE SELECTED STORY NUMBERS:
1,5,10,13,18,20,23,32,44,46
DISPLAY FORMAT: 40 VAR KWIC
SEND TO: WAHLBERG, STACY
TRADEMARK LAW LIBRARY
2101 CRYSTAL PLAZA ARC
MAIL BOX 3104
ARLINGTON VIRGINIA 22202-4600
**********************************07747**********************************
Copyright 2003 Business Wire, Inc.
Business Wire
February 18, 2003, Tuesday
DISTRIBUTION: Business Editors/High-Tech Writers
LENGTH: 1332 words
HEADLINE: ZiLOG's New Family of eZ80Acclaim! MCUs Brings Exceptional Performance to 8-bit Applications
DATELINE: SAN JOSE, Calif., Feb. 18, 2003
... debugger, TCP/IP stack and OS, and evaluation hardware with an Ethernet development module. A comprehensive development board with an eZ80Acclaim! MCU plug-in module allows designers to quickly test out their designs. The ZiLOG Developers Studio Integrated Development Environment (ZDS IDE) adds an assembler, linker, debugger and simulator to simplify and accelerate software design.
Integrated Peripheral Set
Key to the F91's ability to serve in a wide variety of embedded applications is its extensive and highly integrated peripheral set. The MCU integrates a 10/100BaseT Ethernet media access controller (EMAC) with 8KB high-speed frame buffer. It also features IrDA-compatibility via an Infrared ...
Copyright 2002 Gale Group, Inc.
Business and Industry
Copyright 2002 Miller-Freeman plc
Electronic Engineering Times UK
March 4, 2002
SECTION: Pg. 4; ISSN: 0142-3118
RDS-ACC-NO: 03275525
LENGTH: 238 words
HEADLINE: MIPS closes the compiler gap
... writers. In response, the company is to write more software components to ensure that the compilers have the necessary optimisations available.
Keith Diefendorff, vice-president of product strategy for MIPS, said: "There are critical pieces of software that MIPS has to invest in."
Kevin Meyer, vice-president of marketing, added: "They will be building blocks, not value-added software. We do some software development today. Our simulator is integrated into GreenHills' toolchain. Going forward, we will provide blocks ourselves to build optimised solutions."
Diefendorff said: "If we don't make sure the enabling [software] technologies are in place, there is no sense in building high- performance cores."
Diefendorff: critical bits of software in which to invest.
Copyright: CMP Information Ltd.
Copyright 2001 Gale Group, Inc.
ASAP
Copyright 2001 Nelson Publishing
Tooling & Production
April 1, 2001
SECTION: No. 1, Vol. 67; Pg. 16; ISSN: 0040-9243
IAC-ACC-NO: 96644434
LENGTH: 774 words
HEADLINE: CNC tool grinders keep tools coming at Melin; Cutting Tool Talk; Melin Tool Company Inc., ANCA USA Inc.
BODY:
... rpm spindle is optional for polishing or grinding with small wheels.
Anca's patented Precision Collet Assembly and precision adjustable pop-up steady rest mean that runout as low as 0.000 008" to 0.000 016" (2 to 4 microns) in a production environment, is typical with setup times as little as 10 minutes.
An integrated simulator feature in the software ensures that Melin gets what it asks for when it programs a part. "This helps us avoid or reduce the number of compensations we need to make after the first tool is made and measured--not nearly the amount of adjustments we had been used to making," says Wochna.
Quick changeover is important to Melin's production runs of 50 to 75 pieces ...
Copyright 2000 Cahners Business Information, a division of
Reed Elsevier Inc.
All Rights Reserved
EDN
September 14, 2000
SECTION: FEATURE; Pg. 67
LENGTH: 21178 words
HEADLINE: Microprocessor Directory 32 bits
BODY:
... a DMA- and bus-arbitrator unit, a DRAM-refresh-control unit, an interrupt-control unit, a memory-management unit, and a parallel-I/O unit.
Development tools: Numerous third-party vendors support the 386 architecture. They provide tools that include assemblers, compilers, linkers/locators, remote software debuggers, software simulators, and integrated design environments for software development. In addition, several vendors provide utilities, such as flash-programming, device-driver, and flash-translation-layer implementations. Hardware tools include in-circuit emulators, logic analyzers, evaluation platforms, and single-board computers. Operating-system support includes DOS and windowed OSs and a variety of real-time OSs from ...
Copyright 2000 Information Access Company,
a Thomson Corporation Company;
ASAP
Copyright 2000 Horizon House Publications, Inc.
Microwave Journal
March 1, 2000
SECTION: No. 3, Vol. 43; Pg. 146 ; ISSN: 0192-6225
IAC-ACC-NO: 61299387
LENGTH: 1434 words
HEADLINE: DIGITAL BASEBAND SIMULATION IN DESIGN VERIFICATION; Statistical Data Included
BODY:
... digital baseband radio channel simulator also enables performance tests of methods and algorithms against a realistic channel environment and reveals de sign errors in the pre-ASIC phase. Advanced performance tests at an early design phase may also provide the opportunity to skip the macro-model design phase. The new simulator can be integrated into a software simulation environment or operated in conjunction with a hardware emulation engine. It can be configured with one or two channels and is capable of simulating up to 312 independent fading paths. The simulator generates smoothly sliding delays, which make it particularly useful for testing advanced systems including 3G mobile and 4G experimental ...
Copyright 1999 CMP Media Inc.
Electronic Engineering Times
October 4, 1999
LENGTH: 107 words
HEADLINE: Simpod adds model support
BODY: The DeskPod uses the actual silicon to provide cycle-accurate models integrated with logic simulators and software debuggers.
Hardware designers can use the models in a logic simulation environment, and software developers can use them for testing system initialization software and device drivers. Models work with simulators such as NC-Verilog, VCS, ModelSim and Super Finsim. See www.simpod.com.
Copyright 1999 CMP Media Inc.
Copyright 1999 CMP Information Ltd
Electronics Times
September 6, 1999
SECTION: Pg. 40
LENGTH: 199 words
HEADLINE: Microcontroller for battery applications
BODY:
... instructions to accelerate complex bit operations.
Available with 64 or 128k of masked rom and 4Kbyte of ram or 256k flash and 8k ram, the V850/SA1 operates over the voltage range of 1.8 to 5.5V and the temperature range of -40 to 85 degreesC. It is supplied in a 100pin QFP or a 121pin BGA.
A fully integrated in-circuit emulator and simulator support the microcontroller, and software can be developed in a mixture of C, C++ and assembler.
NEC Electronics (UK)
Tel: 01908 691133
Fax: 01908 670290
Enquiry Number 560
Copyright 1999 Information Access Company,
a Thomson Corporation Company;
ASAP
Copyright 1999 Cahners Publishing Company
Electronic News (1991)
January 11, 1999
SECTION: No. 2252, Vol. 45; Pg. 25; ISSN: 1061-9577
IAC-ACC-NO: 53556943
LENGTH: 330 words
HEADLINE: Axis Semi Ships 4M-Gate Version of Hardware-Based Verification Tool; Axis Systems' Xcite-000 terminal emulation board; Product Announcement
BODY:
... speeds up simulation 1,000 times compared to software simulation. The tool operates at 10,000 to 100,000 cycles per second with full simulation interaction,
For input into Xcite, designs can be described at the Verilog behavioral level, register-transfer level (RTL) or gate level, which the tool then compiles onto the RCC computing elements and integrated with the Xcite-1000 software simulator for interactive debugging.
Xcite-1000 with one million-gate capacity with a software simulator and RCC compiler is $295,000. An RCC hardware upgrade to 4-million gates is priced at less than 10 cents per gate . The Xcite-1000 RCC hardware fits inside a Sun Ultra 30 or Ultra ...
Copyright 1997 CMP Media Inc.
Electronic Engineering Times
June 30, 1997
LENGTH: 207 words
HEADLINE: Fault simulation gets lift
BYLINE: Stan Runyon
BODY: The Fault Memory Model Engine will be integrated into the Zycad Paradigm XP simulator backplane and replace the software version, which Provis considers a bottleneck.
The engine is designed to process all simulated memory-model activity within the simulator, obviating the need for host intervention and speeding performance up to 100 times over the software behavioral model, the company said. The boosts in total fault simulation time, however, is proportional to the simulation memory ...
Copyright 1997 CMP Information Ltd
Electronics Times
April 3, 1997
SECTION: Pg. 3
LENGTH: 50 words
HEADLINE: News Digest: Tools are integrated
BODY:
Cadence and Quickturn are to integrate their software simulation and hardware emulation tools to create an improved logic design verification flow. Cadence's Verilog-Xl, NC-Verilog and Leapfrog software simulators will be integrated with Quickturn's System Realizer and CoBalt emulators.
MAIL-IT REQUESTED: FEBRUARY 25, 2003 10083K
CLIENT: DFHDH
LIBRARY: NEWS
FILE: ALLNWS
YOUR SEARCH REQUEST AT THE TIME THIS MAIL-IT WAS REQUESTED:
(SOFTWARE W/5 SIMULATOR) W/5 TEST
NUMBER OF STORIES FOUND WITH YOUR REQUEST THROUGH:
LEVEL 1... 155
LEVEL 1 PRINTED
THE SELECTED STORY NUMBERS:
1,6,8-10,18,21-22,24,27,34,43-44,48
DISPLAY FORMAT: 40 VAR KWIC
SEND TO: WAHLBERG, STACY
TRADEMARK LAW LIBRARY
2101 CRYSTAL PLAZA ARC
MAIL BOX 3104
ARLINGTON VIRGINIA 22202-4600
**********************************08756**********************************
Copyright 2002 Toronto Star Newspapers, Ltd.
The Record (Kitchener, Cambridge and Waterloo)
December 21, 2002 Saturday Final Edition
SECTION: BUSINESS; Pg. F1
LENGTH: 901 words
HEADLINE: Poliplus' 10-year quest paying off
BYLINE: RON DERUYTER
DATELINE: WATERLOO
BODY:
... it."
So for now, the four-person firm is focusing on developing less comprehensive applications for handhelds.
Poliplus, now in a small office in Columbia Street, had its genesis at the University of Waterloo.
Bazzarella and three fellow computer engineering students started a business that developed a circuit simulator -- software that lets engineers design and test a circuit on a computer.
GRADUATED IN 1993
The business dissolved when Bazzarella graduated in 1993 but it provided a starting point for Poliplus.
He used the algebra system that drove the simulator as the core for software that could generate math and chemistry equations.
He developed applications for PenPoint, a pen- ...
Copyright 2002 Gale Group, Inc.
ASAP
Copyright 2002 Millin Publishing, Inc.
Software Industry Report
October 7, 2002
SECTION: No. 19, Vol. 34; Pg. 1 ; ISSN: 1042-7252
IAC-ACC-NO: 92649416
LENGTH: 685 words
HEADLINE: New Green Hills C/C++ compiler: smallest code footprint for AMR processor family; MULTI 2000 Integrated Development Environment 3.6; Product Announcement
BODY:
... MULTI IDE features a graphical program builder, source-level debugger, window-oriented editor, run-time error checker, version control system, performance profiler, optimizing ARM/Thumb profiler (CodeBalance), and real-time RTOS EventAnalyzer. MULTI also features instruction set (SimARM) and cycle-count accurate (the ARMulator software) simulators that allow programmers to develop and test code on a PC or workstation without the need for target hardware.
The MULTI 2000 debugger is RTOS aware, enabling designers working with popular RTOSes like INTEGRITY and ThreadX to debug their applications and monitor OS resources, buffers, queues, and streams at the task level. The MULTI debugger supports freeze-mode and run- ...
Copyright 2002 Gale Group, Inc.
ASAP
Copyright 2002 Simmons-Boardman Publishing Corporation
Railway Age
September 1, 2002
SECTION: No. 9, Vol. 203; Pg. 8; ISSN: 0033-8826
IAC-ACC-NO: 92284602
LENGTH: 46 words
HEADLINE: New York MTA; Equipment; awards $500,000 contract to ORTHSTAR, Inc.; Brief Article
BODY:
Awarded a $500,000 contract to ORTHSTAR, Inc., to provide MTA Metro-North Railroad with a Genesis Series 2 Locomotive Simulator. ORTHSTAR will design, build, test, and maintain the simulator software and hardware for Metro-North to train and certify locomotive engineers.
Copyright 2002 Gale Group, Inc.
ASAP
Copyright 2002 Business News Publishing Co.
Air Conditioning, Heating & Refrigeration News
July 8, 2002
SECTION: No. 10, Vol. 216; Pg. 6; ISSN: 0002-2276
IAC-ACC-NO: 89493020
LENGTH: 121 words
HEADLINE: Simulator; What's new: components systems tools electronics software; Brief Article
BODY:
A new PLC (programmable logic controller) simulator is designed to test new software programs while the physical units (chiller, pumping station, etc.) are being built, saving time on the test stand once manufacturing is complete, states the company.
Copyright 2002 Gale Group, Inc.
ASAP
Copyright 2002 Penton Media, Inc.
Electronic Design
April 15, 2002
SECTION: No. 8, Vol. 50; Pg. 72; ISSN: 0013-4872
IAC-ACC-NO: 84928046
LENGTH: 166 words
HEADLINE: 64-Bit simulator Mimics AMD's Hammer CPU; New Products: Embedded; Brief Article; Product Announcement
BODY:
Now available is the first publicly available version of Simics/x86-64 LE, also known as VirtuHammer. The simulator allows software developers to write and test 64-bit programs for AMD's next-generation Hammer family of processors.
Copyright 2001 CMP Media, Inc.
Electronic Engineering Times
August 6, 2001 Monday
SECTION: SEMICONDUCTORS; Pg. 47
LENGTH: 385 words
HEADLINE: All-in-one approach allows time-division nets to add IP -- Startup readies chip for traffic duties
BYLINE: Craig Matsumoto
BODY:
... traffic at the STS-1 (51-Mbit/second) level or cell-based traffic down to the VT 1.5 (1.7-Mbit/s) level.
Onex's processors will be programmable in C, with source code provided to users for
customization. In addition to software for programming the
service processor, Onex will provide software simulators that will help test how the part will behave inside a complete system, said chief technical officer Subhash Roy.
Onex plans to release details on its chips in October and is hoping to have demonstrations at the Next Generation Networks conference in November.
http://www.eetimes.com/
Copyright 2001 CMP Media LLC
Copyright 2001 Bell & Howell Information and Learning
ABI/INFORM
The Journal of Systems and Software
February 1, 2001
SECTION: Vol. 56, No. 1; Pg. 81-90; ISSN: 01641212; CODEN: JSSODM
B&H-ACC-NO: 69026616
DOC-REF-NO: JSS-2059-8
LENGTH: 72 words
HEADLINE: A dynamic simulator of software processes to test process assumptions
AUTHOR-NAME: Donzelli, Paolo; Iazeolla, Giuseppe
Copyright 2001 The New York Times Company
The New York Times
January 28, 2001, Sunday, Late Edition - Final
SECTION: Section 14NJ; Page 6; Column 2; New Jersey Weekly Desk
LENGTH: 1038 words
HEADLINE: ON THE WATERFRONT;
Call It the Slowpoke in Hoboken
BYLINE: By STEVE STRUNSKY
DATELINE: HOBOKEN
BODY:
... hired to do the work was not up to the job.
But Mr. Haag dismissed Mr. Bengiovine's assertions.
He provided among various correspondence attesting to his professionalism and skill, a letter dated Jan. 4, 2001, from Bruce F. Winters, an automation specialist at the G.E. Supply Company in Cleveland, indicating that he was satisfied with the results of tests run on simulator software.
In the meantime, parking is not getting any easier.
Kevin Dwyer, a 30-year-old commuter who lives on Garden Street and is one of hundreds on a waiting list for a space in the new garage, said parking is such a pain in the neck here that he barely ever drives his Subaru ...
Copyright 2001 CMP Information Ltd
Electronic Engineering
January 18, 2001
SECTION: Pg. 18
LENGTH: 2139 words
HEADLINE: Verification employing a Transaction Interface Portal
BODY:
... verification of a MPEG video design with a video resolution of 1280 x 1024; each frame contains 1,310,720 pixels. If a nominal test requires generating 10 frames of data and the design can process a pixel on each clock cycle, 13.1M clocks must be executed for a nominal test. With an HDL software simulator running at 40CPS, this test would take over three days. Using the Transaction Interface Portal at 200kHz, the test completes in a little more than a minute! Each co- verification solution will run at a different speed depending on the type of application, speed of the system models, and specifics of the co-verification interface.
The key to ...
Copyright 2000 Bell & Howell Information and Learning
ABI/INFORM
Copyright 2000 American Society for Engineering Management
Engineering Management Journal;
EMJ
June, 2000
SECTION: Vol. 12, No. 2; Pg. 3-7; ISSN: 10429247; CODEN: EMJOEH
B&H-ACC-NO: 55433398
DOC-REF-NO: EGM-2015-4
LENGTH: 4561 words
HEADLINE: Developing corporate intrapreneurs
AUTHOR-NAME: Koen, Peter A
BODY:
... thermoplastic for a consumer products company. Both of these products will contribute to the actual revenue of the corporation. Internal projects are new products or services where the customers are internal to the corporation. Examples include a new software tool that can improve the quality of the software internally developed for a large stock brokerage firm or a simulator that can evaluate and test software before introducing it into the "live" system of a large telecommunications company. Both of these products are expected to improve the quality of the products being developed internal to the corporation. As indicated in Exhibit 1, project selection and funding were evenly distributed between internal and external projects.
Actual start-up funds obtained at the end of the 14- ...
Copyright 2000 CMP Media Inc.
Electronic Engineering Times
May 8, 2000
LENGTH: 867 words
HEADLINE: IBM taps partners in network processor drive
BYLINE: Loring Wirbel
BODY:
... Since IBM's multiprocessor PNP uses a PowerPC core, it's no surprise that IBM became the next licensee of the Open IP API software.
But open routing and switching software is only the first step, King said. IBM will show a variety of development boards using its network processor, and a software tool kit consisting of simulators, debuggers, linkers and test procedures for use at customer sites.
IBM also will launch a network-processor-specific design service program at its Raleigh, N.C., site and other design centers. Many of those efforts will stress an OEM's ability to customize elements of the network processor, spotlighting the degree to which the standard product and ASIC groups ...
Copyright 1999 Living Media India Ltd.
Computers Today
November 30, 1999
SECTION: Networking; Pg.88
LENGTH: 1644 words
HEADLINE: Asynchornours Transfer Mode (ATM): Doomsayer's End-game
BYLINE: Sudhir Chowdhary
BODY:
... late 1996 by two service providers. ATM technologies and systems have been introduced in major universities and corporations in China. In India, both pilot and real-life ATM projects are in the pipeline. The government initiatives are the key to massive deployment of ATM. Moreover, ATM product development is very active, especially in the fields of software products and test tools/simulators.
Similarly, Indonesia is preparing the Nusantara-21 programme, through which major cities in the country will be connected. In Japan, the ATM market is expanding very rapidly in both public and private networking. Commercial services were introduced in the country after a Multimedia Utilisation Test was performed, jointly by service providers and users ...
Copyright 1999 Cahners Business Information, a division of
Reed Elsevier Inc. All Rights Reserved.
Design News
September 27, 1999
SECTION: CAPITAL EQUIPMENT; Pg. 24
LENGTH: 753 words
HEADLINE: The Softer Side of Test;
Software products to star at International Test Conference
BYLINE: Jeff Dorsch
BODY:
... an integral part of TI's own revolutionary mixed signal development process, which begins with a top-down design flow," said Ming Chiang, vice president of mixed signal product development at Texas Instruments. "Developing the test program in advance of silicon requires concurrent efforts from the customer, system, design and test teams. Teradyne's VX software for the Saber simulator offers us a platform to integrate these engineering efforts."
Credence Systems Corp., Fremont, Calif., last week expanded its Built-Off Self-Test (BOST) line with the introduction of Phase Lock Loop BOST, or PLLBOST. The product will be featured in Credence's booth at ITC.
The PLLBOST capability leverages Fluence Technology ...
Copyright 1999 Bell & Howell Information and Learning
ABI/INFORM
Copyright 1999 MCB UP Limited (MCB)
Assembly Automation
1999
SECTION: Vol. 19, No. 2; Pg. 109; ISSN: 01445154; CODEN: ASAUDL
B&H-ACC-NO: 84988027
DOC-REF-NO: AAU-10-1
LENGTH: 2587 words
HEADLINE: The digital factory arrives at CIM '98
AUTHOR-NAME: Rooks, Brian
BODY:
... Scandinavian engineering house specialising in industrial 3D simulation. Established in late 1990 as a spin-off from VTT, the Technical Research Center of Finland, the company also represents and markets Deneb simulation products in the Nordic countries.
SysLink provides a method to build a logical network between different application software and to design and test IT applications with the simulator without the actual physical production (see Figure 1). This allows, for example, real database or production control systems to be connected directly to simulation models or vice versa. This may be done not only at the planning stage but also when in operation, so that changes in the plant control system arising from the introduction of new ...
[1] The American Heritage® Dictionary of the English Language, Third Edition copyright © 1992 by Houghton Mifflin Company. Electronic version licensed from INSO Corporation; further reproduction and distribution restricted in accordance with the Copyright Law of the United States. All rights reserved.